SCLS417F - JUNE 1998 - REVISED NOVEMBER 2002


- Inputs Are TTL-Voltage Compatible
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


The 'AHCT594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (SRCLR, RCLR) inputs are provided on both the shift and storage registers. A serial ($Q_{H'}$) output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one count pulse ahead of the storage register.

SN54AHCT594 . . . J OR W PACKAGE SN74AHCT594 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHCT594...FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

T _A PACKAGE [†]			ORDERABLE PART NUMBER	TOP-SIDE MARKING					
PDIP – N Tube		SN74AHCT594N	SN74AHCT594N						
-40°C to 85°C	SOIC - D	Tube	SN74AHCT594D	AHCT594					
	3010 - D	Tape and reel	SN74AHCT594DR	Anc 1594					
	SOP - NS	Tape and reel	SN74AHCT594NSR	AHCT594					
	SSOP – DB	Tape and reel	SN74AHCT594DBR	HB594					
	TSSOP – PW	Tape and reel	SN74AHCT594PWR	HB594					
	CDIP – J	Tube	SNJ54AHCT594J	SNJ54AHCT594J					
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT594W	SNJ54AHCT594W					
	LCCC - FK	Tube	SNJ54AHCT594FK	SNJ54AHCT594FK					

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54AHCT594, SN74AHCT594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS417F – JUNE 1998 – REVISED NOVEMBER 2002

FUNCTION TABLE

INPUTS					FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Χ	L	Х	Χ	Shift register is cleared.
L	↑	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	\downarrow	Н	Х	Х	Shift-register state is not changed.
Х	Χ	Χ	X	L	Storage register is cleared.
Х	Χ	Χ	\uparrow	Н	Shift-register data is stored in the storage register.
Х	Χ	Χ	\downarrow	Н	Storage-register state is not changed.



logic diagram (positive logic)




Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.



SN54AHCT594, SN74AHCT594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS417F - JUNE 1998 - REVISED NOVEMBER 2002





SCLS417F - JUNE 1998 - REVISED NOVEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, IOK (VO < 0 or VO > VC	cc)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2)): D package	
	DB package	
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		SN54AHCT594		SN74AHCT594		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	7	2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	5.5	0	5.5	V
٧o	Output voltage	0	Vcc	0	VCC	V
loh	High-level output current	27/	-8		-8	mA
loL	Low-level output current	70,	8		8	mA
Δt/Δν	Input transition rise or fall rate	ď	20		20	ns/V
TA	Operating free-air temperature	– 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54AHCT594, SN74AHCT594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS417F - JUNE 1998 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AHCT594		SN74AHCT594		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8	3	3.8		ı v
Va	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	_ v
VOL	I _{OL} = 8 mA	4.5 V			0.36	4	0.44		0.44	
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1	7,4	±1*		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2	27/	20		20	μΑ
ΔI _{CC} †	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			2	Oby	2.2		2.2	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

 $^{^{\}star}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AHCT594		SN74AHCT594		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
. 51	Pulse duration	RCLK or SRCLK high or low	5		5.5		5.5		20
t _W	Puise duration	RCLR or SRCLR low	5.2		5.5	F	5.5		ns
		SER before SRCLK↑	3		3	FL	3		
		SRCLK↑ before RCLK↑‡			5		5		
t _{su}	Setup time	SRCLR low before RCLK↑	5		5		5		ns
		SRCLR high (inactive) before SRCLK↑	2.9		3.3		3.3		
		RCLR high (inactive) before RCLK↑	3.4		3.8		3.8		
t _h	Hold time	SER after SRCLK↑	2		2		2		ns

[‡] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

SCLS417F – JUNE 1998 – REVISED NOVEMBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54AH	CT594	SN74AH	CT594	UNIT									
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT									
f			C _L = 15 pF	135*	170*		115*		115		MHz									
f _{max}					C _L = 50 pF	120	140		95		95		IVITIZ							
tPLH	DOL 14		C 15 pF		3.3*	6.2*	1*	6.5*	1	6.5	no									
t _{PHL}	RCLK	Q_A-Q_H	C _L = 15 pF		3.7*	6.5*	1*	6.9*	1	6.9	ns									
tPLH	000114		C _I = 15 pF		3.7*	6.8*	1*	7.2*	1	7.2	ns									
t _{PHL}	SRCLK	LK Q _H ′	QH′ '	QH'	QH′	QH′	QH′	QH′	QH'	QH'	QH′	CL = 15 pr		4.1*	7.2*	1*	7.6*	1	7.6	115
t _{PHL}	RCLR	Q _A –Q _H	C _L = 15 pF		4.5*	7.6*	1*	8.2*	1	8.2	ns									
t _{PHL}	SRCLR	$Q_{H'}$	C _L = 15 pF		4.1*	7.1*	*/	7.6*	1	7.6	ns									
tPLH	DOL 14		C 50 pF		4.9	7.8	01	8.3	1	8.3	ns									
t _{PHL}	RCLK	Q _A –Q _H	C _L = 50 pF		5.8	8.9	Q 1	9.7	1	9.7	110									
^t PLH	000114		C _I = 50 pF		5.5	8.6	1	9.1	1	9.1										
t _{PHL}	SRCLK	$Q_{H'}$	CL = 50 pr		6	9.2	1	10.1	1	10.1	ns									
t _{PHL}	RCLR	Q _A –Q _H	C _L = 50 pF		6.6	10	1	10.7	1	10.7	ns									
t _{PHL}	SRCLR	$Q_{H'}$	C _L = 50 pF		6	9.2	1	10.1	1	10.1	ns									

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)


	PARAMETER				UNIT
					UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		1		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.6		V
V _{OH(V)}	Quiet output, minimum dynamic VOH		3.8		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	112	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated