SN54AHC574, SN74AHC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS244I - OCTOBER 1995 - REVISED JULY 2003 Operating Range 2-V to 5.5-V V_{CC} **ESD Protection Exceeds JESD 22** . - 2000-V Human-Body Model (A114-A) **3-State Outputs Drive Bus Lines Directly** - 200-V Machine Model (A115-A) Latch-Up Performance Exceeds 250 mA Per 1000-V Charged-Device Model (C101) JESD 17 SN54AHC574 ... J OR W PACKAGE SN54AHC574 ... FK PACKAGE SN74AHC574... DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW) (TOP VIEW) 6<u>이</u>2 ã 20 Vcc OE 1D 🛛 2 19**1**1Q 2 1 20 19 3 3D ĭ8П 2Q Δ 2D 18 2Q 3 4D Π 5 17 3Q 3D 17 🛛 3Q 4 5D 4Q Π 16 6 4D 🛛 5 16**1**4Q 6D 5Q 7 15 5D 🛛 6 15 🛛 5Q 7D 8 14 6Q 6D 14 🛛 6Q Π7 10 11 12 9 13

description/ordering information

7D 18

10

8D 🛛 9

GND

13 7Q

12 8Q

11 CLK

The 'AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

T _A	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC574N	SN74AHC574N
	SOIC – DW	Tube	SN74AHC574DW	AHC574
	3010 - 500	Tape and reel	SN74AHC574DWR	A110374
-40°C to 85°C	SOP – NS	Tape and reel	SN74AHC574NSR	AHC574
40 0 10 00 0	SSOP – DB	Tape and reel	SN74AHC574DBR	HA574
	TSSOP – PW	Tube	SN74AHC574PW	HA574
	1330F - FW	Tape and reel	SN74AHC574PWR	11A374
	TVSOP – DGV	Tape and reel	SN74AHC574DGVR	HA574
	CDIP – J	Tube	SNJ54AHC574J	SNJ54AHC574J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC574W	SNJ54AHC574W
	LCCC – FK	Tube	SNJ54AHC574FK	SNJ54AHC574FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CLK 80 70

3ND BDD

SCLS244I - OCTOBER 1995 - REVISED JULY 2003


description/ordering information (continued)

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	FUNCTION TABLE (each flip-flop)											
	INPUTS OUTPUT											
OE	CLK	Q										
L	\uparrow	Н										
L	\uparrow	L	L									
L	H or L	Q ₀										
н	Х	Х	z									

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I _{IK} (V _I < 0) Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO} Continuous output current, I _O (V _O = 0 to V _{CO}) Continuous current through V _{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	-0.5 V to 7 V -0.5 V to 7 V -0.5 V to 7 V -0.5 V to V _{CC} + 0.5 V -20 mA ±20 mA ±25 mA ±25 mA DB package 70°C/W DGV package 92°C/W DW package 58°C/W N package 69°C/W NS package 60°C/W PW package 83°C/W -65°C to 150°C
olorage lemperature range, 1stg	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS244I - OCTOBER 1995 - REVISED JULY 2003

recommended operating conditions (see Note 3)

			SN54A	HC574	SN74A	HC574	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$		-50		-50	μA	
ЮН	High-level output current	V_{CC} = 3.3 V ± 0.3 V		-4		-4	mA	
		V_{CC} = 5 V ± 0.5 V		-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μΑ	
IOL	Low-level output current	V_{CC} = 3.3 V ± 0.3 V		4		4	mA	
		V_{CC} = 5 V ± 0.5 V		8		8	mA	
A+/ A.v.	Input transition rise or fell rate	V_{CC} = 3.3 V ± 0.3 V		100		100	ns/V	
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	115/ V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vee	Т	ק = 25°C	;	SN54A	HC574	SN74A	HC574	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lj	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.



SCLS244I - OCTOBER 1995 - REVISED JULY 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54A	HC574	SN74AI	HC574	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5		5		ns
t _{su}	Setup time, data before CLK1	3.5		3.5		3.5		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C SN54AHC		HC574	SN74A	HC574	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5		5		ns
t _{su}	Setup time, data before CLK1	3		3		3		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	₄ = 25° Ω	;	SN54A	HC574	SN74A	HC574	UNIT
FARAMETER	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	80*	125*		65*		65		MHz
Imax	f _{max}		C _L = 50 pF	50	75		45		45		IVITZ
^t PLH	CLK	Q	C _I = 15 pF		8.5*	13.2*	1*	15.5*	1	15.5	ns
^t PHL	CLK	Q	CL = 15 pr		8.5*	13.2*	1*	15.5*	1	15.5	115
^t PZH		Q	C _I = 15 pF		8.2*	12.8*	1*	15*	1	15	ns
^t PZL	ŌĒ	Q	CL = 15 pr		8.2*	12.8*	1*	15*	1	15	115
^t PHZ	<u> </u>	Q	C _I = 15 pF		8.5*	13*	1*	15*	1	15	ns
^t PLZ	ŌĒ		CL = 13 pr		8.5*	13*	1*	15*	1	15	115
^t PLH	CLK	Q	C _I = 50 pF		11	16.7	1	19	1	19	ns
^t PHL	OLK	Q	CL = 30 pr		11	16.7	1	19	1	19	115
^t PZH	OE	Q	C ₁ = 50 pF		10.7	16.3	1	18.5	1	18.5	ns
^t PZL	ÛE	Q	CL = 50 pr		10.7	16.3	1	18.5	1	18.5	115
^t PHZ	OE	Q	C ₁ = 50 pF		11	15	1	17	1	17	ns
^t PLZ	OE				11	15	1	17	1	17	115
^t sk(o)			C _L = 50 pF			1.5**				1.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.



SCLS244I - OCTOBER 1995 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	Т	4 = 25°C	;	SN54A	HC574	SN74A	HC574		
PARAMETER	(OUTPUT) (OUTPUT		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f			C _L = 15 pF	130*	180*		110*		110		MHz	
fmax			C _L = 50 pF	85	115		75		75		IVILL	
^t PLH	CLK	Q	C _I = 15 pF		5.6*	8.6*	1*	10*	1	10	ns	
^t PHL	ULK	Q	CL = 15 pr		5.6*	8.6*	1*	10*	1	10	115	
^t PZH	OE	0	C _I = 15 pF		5.9*	9*	1*	10.5*	1	10.5	ns	
^t PZL	OE	Q	CL = 15 pr		5.9*	9*	1*	10.5*	1	10.5	115	
^t PHZ	OE	Q	C _I = 15 pF		5.5*	9*	1*	10.5*	1	10.5	ns	
^t PLZ	OE	Q		0 <u> </u>		5.5*	9*	1*	10.5*	1	10.5	115
^t PLH	CLK	Q	C ₁ = 50 pF		7.1	10.6	1	12	1	12	ns	
^t PHL	OLK	9	0 <u></u> - 30 pi		7.1	10.6	1	12	1	12	115	
^t PZH	OE	Q	C ₁ = 50 pF		7.4	11	1	12.5	1	12.5	ns	
^t PZL	OE	ŷ	CL = 30 pr		7.4	11	1	12.5	1	12.5	115	
^t PHZ		0	C ₁ = 50 pF		7.1	10.1	1	11.5	1	11.5	ns	
^t PLZ	0E	OE Q			7.1	10.1	1	11.5	1	11.5	115	
^t sk(o)			C _L = 50 pF			1**				1	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN74AI	HC574	UNIT
	FARAIVIETER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}	4.2		V
V _{IH(D)}	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	28	pF



SCLS244I - OCTOBER 1995 - REVISED JULY 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



TEXAS INSTRUMENTS www.ti.com

17-Aug-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
5962-9685401Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9685401QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
5962-9685401QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74AHC574DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74AHC574DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DGVRG4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC574NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC574NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74AHC574PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC574PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AHC574PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54AHC574FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AHC574J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54AHC574W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




16-Jul-2007



Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao = Dimension designed to accommodate the component width.						
Bo = Dimension designed to accommodate the component length.						
Ko = Dimension designed to accommodate the component thickness.						
W = Overall width of the carrier tape.						
P = Pitch between successive cavity centers.						




TAPE AND REEL INFORMATION

PACKAGE MATERIALS INFORMATION



16-Jul-2007

Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC574DBR	DB	20	MLA	330	16	8.2	7.5	2.5	12	16	Q1
SN74AHC574DGVR	DGV	20	MLA	330	12	7.0	5.6	1.6	8	12	Q1
SN74AHC574DWR	DW	20	MLA	330	24	10.8	13.0	2.7	12	24	Q1
SN74AHC574NSR	NS	20	MLA	330	24	8.2	13.0	2.5	12	24	Q1
SN74AHC574PWR	PW	20	MLA	330	16	6.95	7.1	1.6	8	16	Q1




TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74AHC574DBR	DB	20	MLA	346.0	346.0	33.0
SN74AHC574DGVR	DGV	20	MLA	346.0	346.0	29.0
SN74AHC574DWR	DW	20	MLA	333.2	333.2	31.75
SN74AHC574NSR	NS	20	MLA	333.2	333.2	31.75
SN74AHC574PWR	PW	20	MLA	346.0	346.0	33.0



PACKAGE MATERIALS INFORMATION

16-Jul-2007



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated