# **S75WS-P based MCP/POP Products**

1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash (NOR Interface)
S30MS-P (NAND Interface) ORNAND<sup>™</sup> Flash pSRAM Type 2



Data Sheet (Advance Information)

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



## **Notice On Data Sheet Designations**

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

#### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or  $V_{IO}$  range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office.

# S75WS-P based MCP/POP Products

1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash (NOR Interface) S30MS-P (NAND Interface) ORNAND<sup>™</sup> Flash pSRAM Type 2



Data Sheet (Advance Information)

## **Features**

- Power supply voltage of 1.7 to 1.95V
- Flash access time: 80 ns (NOR), 25 ns (ORNAND)
- Flash burst frequencies: 66 MHz, 80 MHz, 108 MHz
- pSRAM Access time: 70 ns, 20 ns (Page)
- pSRAM burst frequency: 66 MHz, 80 MHz, 104 MHz
- Package:
- 12 x 12 mm PoP
   9 x 12 mm, 115-ball MCP
- Operating Temperature - -25°C to +85°C (wireless)
- The S75WS series is a product line of MCPs or POPs, and consists of:
- One S29WS-P NOR flash memory die
- One or more S30MS-P NAND interface ORNAND flash memory die
- pSRAM Type 2

For detailed specifications, please refer to the individual data sheets

| Document           | Publication Identification Number (PID) |
|--------------------|---|
| S29WS-P            | S29WS-P_00                              |
| 256Mb pSRAM Type 2 | psram_24                                |
| S30MS-P            | S30MS-P_00                              |


This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



# 1. Product Selector Guide


| Device         | Model<br>Number | Flash<br>Density<br>(Mb) | pSRAM<br>Density<br>(Mb) | ORNAND<br>Density<br>(Mb) | Flash<br>Speed<br>(MHz) | pSRAM Speed<br>(MHz) | pSRAM Supplier | Package                         |
|----------------|-----------------|--------------------------|--------------------------|---------------------------|-------------------------|----------------------|----------------|---------------------------------|
| S75WS256PEFKFF | LW              | 256                      | 256                      | 512                       | 66                      | 104                  | Type 2         | AMB128: POP<br>12 x12 x 1.15 mm |
| S75WS256PEFJF5 | VS              | 230                      | 230                      | 512                       | 80                      | 104                  | Type 2         | FMC115: MCP<br>12 x 9 mm        |

# 2. MCP Block Diagram






# 3. POP Block Diagram






# 4. Connection Diagrams

## 4.1 12 x 12 mm PoP





## 4.2 9 x 12 mm, 115-ball MCP




# 4.3 Special Handling Instructions For FBGA Package

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150×C for prolonged periods of time.



# 4.4 Look-ahead Ballout for Future Designs



# 5. Input/Output Descriptions

Table 5.1 identifies the input and output package connections provided on the device.

| Symbol             | Symbol Type Description |   | WS<br>(NOR) | pSRAM | MS<br>(ORNAND) |
|--------------------|-------------------------|---|-------------|-------|----------------|
| Amax-A0            | Input                   | NOR Flash Address inputs  | х           | х     |                |
| DQ15-DQ0           | I/O                     | Flash Data input/output, shared between NOR and ORNAND<br>Flash; shared with IO15-IO0 for ORNAND  | х           | х     | х              |
| F-CE#              | Input                   | NOR Flash Chip-enable input #1. Asynchronous relative to CLK for Burst Mode.  | х           |       |                |
| OE#                | Output                  | Output Enable input. Asynchronous relative to CLK for Burst mode.   | х           | х     |                |
| WE#                | Input                   | Write Enable input.   | Х           | Х     |                |
| F-V <sub>CC</sub>  | Power                   | NOR Flash device power supply (1.7 V - 1.95V).  | Х           |       |                |
| F-V <sub>CCQ</sub> | Power                   | Input/Output Buffer power supply.   | Х           |       |                |
| V <sub>SS</sub>    | Ground                  | Ground  | х           | х     | Х              |
| RFU                | _                       | Reserved for Future Use   |             |       |                |
| RDY                | Output                  | Flash ready output. Indicates the status of the Burst read. $V_{OL}$ = data valid. The Flash RDY pin is shared with the WAIT pin of the pSRAM.  | x           | х     |                |
| CLK                | Input                   | NOR Flash Clock, shared with CLK of burst-mode pSRAM. The<br>first rising edge of CLK in conjunction with AVD# low latches the<br>address input and activates burst mode operation. After the initial<br>word is output, subsequent rising edges of CLK increment the<br>internal address counter. CLK should remain low during<br>asynchronous access. | x           | x     |                |
| AVD#               | Input                   | NOR Flash Address Valid input. Shared with AVD# of burst-mode pSRAM. Indicates to device that the valid address is present on the address inputs.<br>$V_{IL} =$ for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK.<br>$V_{IH} =$ device ignores address inputs                | x           | x     |                |
| F-RST#             | Input                   | NOR Flash hardware reset input. $V_{\text{IL}}\text{=}$ device resets and returns to reading array data   | х           |       |                |
| F-WP#              | Input                   | NOR Flash hardware write protect input. $V_{\rm IL}$ = disables program and erase functions in the four outermost sectors.  | х           |       |                |
| F-ACC              | Input                   | NOR Flash accelerated input. At V <sub>HH</sub> , accelerates programming; automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables all program and erase functions. Should be at V <sub>IH</sub> for all other conditions.   | x           |       |                |
| R-CE#              | Input                   | Chip-enable input for pSRAM   |             | Х     |                |
| R-MRS              | Input                   | Mode Select Register (pSRAM). For Type 2 only.  |             | х     |                |
| R-V <sub>CC</sub>  | Power                   | pSRAM Power Supply  |             | х     |                |
| R-UB#              | Input                   | Upper Byte Control (pSRAM)  |             | х     |                |
| R-LB#              | Input                   | Lower Byte Control (pSRAM)  |             | х     |                |
| DNU                | -                       | Do Not Use  |             |       |                |
| N-CLE              | Input                   | Command Latch Enable: The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the WE# signal while CE# is low and CLE is High.   |             |       | x              |
| N-ALE              | Input                   | Address Latch Enable: The ALE signal is used to control loading<br>of either address information or input data into the internal<br>address/data register. Address information is latched on the rising<br>edge of WE# if CE# is low and ALE is High.<br>Input data is latched if CE# is low and ALE is Low.  |             |       | x              |

| Table 5.1 | Input/Output Descriptions | (Sheet 1 of 2) |
|-----------|---------------------------|----------------|
|           | input output bescriptions |                |




| Symbol | Signal<br>Type | Description   | WS<br>(NOR) | pSRAM | MS<br>(ORNAND) |
|--------|----------------|---|-------------|-------|----------------|
| N-CE#  | Input          | Chip Enable: The device enters a low-power Standby mode when<br>the device is in Ready mode. The CE# signal is ignored when the<br>device is in a Busy state (RY/BY# = L), such as during a Page<br>Buffer Load or Erase operation, and will not enter Standby mode<br>even if the CE# input goes high. The CE# signal may be inactive<br>during the Page Buffer write and Page Buffer load of the array<br>data. |             |       | x              |
| N-WE#  | Input          | Write Enable: The WE# signal is used to control the acquisition of data from the I/O port.  |             |       | х              |
| N-RE#  | Output         | Read Enable: The RE# signal controls serial data output. Data is available $t_{REA}$ after the falling edge of RE#. The internal column address counter is also incremented (Address = Address + 1) on this falling edge.   |             |       | х              |
| N-WP#  | Input          | Write Protect: The WP# signal is used to protect the device from<br>accidental programming or erasing. This signal is usually used for<br>protecting the data during the power-on/off sequence when input<br>signals are invalid.   |             |       | х              |

## Table 5.1 Input/Output Descriptions (Sheet 2 of 2)



# 6. Ordering Information

The order number is formed by a valid combinations of the following:



|              |              | Character 14 Description |                    |               |  |
|--------------|--------------|--------------------------|--------------------|---------------|--|
| Character 12 | Character 14 | Package Area             | Package Ball Count | Raw Ball Size |  |
|              | 0            | 7x9 mm                   | 56                 |               |  |
|              | 1            | 7x9 mm                   | 80                 |               |  |
|              | 2            | 8x11.6 mm                | 64                 |               |  |
|              | 3            | 8x11.6 mm                | 84                 |               |  |
|              | 4            | 9x12 mm                  | 84                 | 0.35 mm       |  |
| H, J, or G   | 5            | 9x12 mm                  | 115                | 0.35 mm       |  |
|              | 6            | 9x12 mm                  | 137                |               |  |
|              | 7            | 11x13 mm                 | 84                 |               |  |
|              | 8            | 11x13 mm                 | 115                |               |  |
|              | 9            | 11x13 mm                 | 137                |               |  |
|              | A            | 11x11 mm                 | 112                | 0.45 mm       |  |
|              | В            | 11x11 mm                 | 112                | 0.50 mm       |  |
|              | D            | 12x12 mm                 | 128                | 0.45 mm       |  |
|              | F            | 12x12 mm                 | 128                | 0.50 mm       |  |
| к            | G            | 14x14 mm                 | 152                | 0.45 mm       |  |
| ĸ            | Н            | 14x14 mm                 | 152                | 0.50 mm       |  |
|              | J            | 15x15 mm                 | 160                | 0.45 mm       |  |
|              | К            | 15x15 mm                 | 160                | 0.50 mm       |  |
|              | L            | 17x17 mm                 | 192                | 0.45 mm       |  |
|              | М            | 17x17 mm                 | 192                | 0.50 mm       |  |

#### Table 6.1 Character Position Descriptions



# 6.1 Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

| S75WS-P Valid Combinations |                           |                       |                 |                   |                          |                      |                   |              |                     |
|----------------------------|---------------------------|-----------------------|-----------------|-------------------|--------------------------|----------------------|-------------------|--------------|---------------------|
| Device                     | Package &<br>Material Set | Package<br>Descriptor | Model<br>Number | Packing Type      | NOR Flash<br>Speed (MHz) | pSRAM<br>Speed (MHz) | pSRAM<br>Supplier | Package Type | Package<br>Markings |
| S75WS256PEF                | KF                        | F                     | LW              | 0, 2, 3 (Note 1)s | 66                       | 104                  | Type 2            | 12 x 12 mm   | (Note 2)            |
| 373W3230F EF               | JF                        | 5                     | VS              | 0, 2, 3 (Note 1)5 | 80                       | 104                  | Type 2            | 9 x 12 mm    |                     |

Notes:


1. Packing Type 0 is standard. Specify other options as required.

2. BGA package marking omits leading S and packing type designator from ordering part number.



# 7. Physical Dimensions

## 7.1 AMB128— 128-ball 12 x 12 mm Package-on-Package



| PACKAGE |                                | AMB 128   |                         |                           |
|---------|--------------------------------|---|-------------------------|---------------------------|
| JEDEC   |                                | N/A   |                         |                           |
| D x E   | 12.00 mm x 12.00 mm<br>PACKAGE |   |                         |                           |
| SYMBOL  | MIN                            | NOM   | MAX                     | NOTE                      |
| A       |                                |   | 1.15                    | PROFILE                   |
| A1      | 0.39                           |   |                         | BALL HEIGHT               |
| A2      | 0.55                           |   | 0.70                    | BODY THICKNESS            |
| D       |                                | 12.00 BSC   |                         | BODY SIZE                 |
| E       |                                | 12.00 BSC   |                         | BODY SIZE                 |
| D1      |                                | 11.05 BSC   |                         | MATRIX FOOTPRINT          |
| E1      |                                | 11.05 BSC   |                         | MATRIX FOOTPRINT          |
| MD      |                                | 18  |                         | MATRIX SIZE D DIRECTION   |
| ME      |                                | 18  |                         | MATRIX SIZE E DIRECTION   |
| n       |                                | 128   |                         | BALL COUNT                |
| N       |                                | 128   |                         | MAXIMUM NUMBER OF BALLS   |
| R       |                                | 2   |                         | NUMBER OF LAND PERIMETERS |
| Øb      | 0.45                           | 0.50  | 0.55                    | BALL DIAMETER             |
| eE      |                                | 0.65 BSC  |                         | BALL PITCH                |
| eD      |                                | 0.65 BSC  |                         | BALL PITCH                |
| SD SE   |                                | 0.325 BSC   |                         | SOLDER BALL PLACEMENT     |
|         | G3~G16, H<br>L3~L16, M         | 03~D16, E3~E <sup>-</sup><br>H3~H16, J3~J1<br>3~M16, N3~N1<br>N3~R16, T3~T1 | 6, K3~K16<br>16, P3~P16 | DEPOPULATED SOLDER BALLS  |

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3.0, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ✓ SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.


WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

- WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3559 \ 16-038.56 \ 4.28.6



## 7.2 FMC115 — 115-ball 12 x 9 mm MCP



| PACKAGE |                               | FMC 115   |               |                          |
|---------|-------------------------------|---|---------------|--------------------------|
| JEDEC   | N/A                           |   |               |                          |
| D x E   | 12.00 mm x 9.00 mm<br>PACKAGE |   |               |                          |
| SYMBOL  | MIN                           | NOM   | MAX           | NOTE                     |
| A       |                               |   | 1.40          | PROFILE                  |
| A1      | 0.17                          |   |               | BALL HEIGHT              |
| A2      | 0.96                          |   | 1.11          | BODY THICKNESS           |
| D       |                               | 12.00 BSC.  |               | BODY SIZE                |
| E       |                               | 9.00 BSC.   |               | BODY SIZE                |
| D1      |                               | 10.4 BSC.   |               | MATRIX FOOTPRINT         |
| E1      |                               | 7.20 BSC.   |               | MATRIX FOOTPRINT         |
| MD      |                               | 14  |               | MATRIX SIZE D DIRECTION  |
| ME      |                               | 10  |               | MATRIX SIZE E DIRECTION  |
| n       |                               | 115   |               | BALL COUNT               |
| Øb      | 0.35                          | 0.40  | 0.45          | BALL DIAMETER            |
| eE      |                               | 0:80 BSC.   |               | BALL PITCH               |
| eD      | 0.80 BSC                      |   |               | BALL PITCH               |
| SD SE   | 0.40 BSC.                     |   |               | SOLDER BALL PLACEMENT    |
|         | B3,B<br>N3,                   | ,A4,A5,A6,A7<br>4,B5,B6,B7,E<br>N4,N5,N6,N7<br>,P4,P5,P6,P7 | 38,C1<br>7,N8 | DEPOPULATED SOLDER BALLS |

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 4.3, SPP-010.
- B REPRESENTS THE SOLDER BALL GRID PITCH.
   SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
- SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
- n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
  WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = @/2
- \*+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3603 \ 16-038.19 \ 9.6.6



## 8. Revision History

### 8.1 Revision 01 (May 5, 2006)

Initial release.

## 8.2 Revision 02 (September 6, 2006)

Added the MCP S75WS256PEF

#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2006 Spansion Inc. All Rights Reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, HD-SIM, and combinations thereof are trademarks of Spansion Inc. Other names are for informational purposes only and may be trademarks of their respective owners.