

Low-Voltage, Low R_{ON} , Dual DPDT Analog Switch

DESCRIPTION

The DG2017 is a dual DPDT (double-pole/double-throw), optimized for high performance analog switching, and specifically designed to benefit portable audio applications.

One pair of double-throw switches is sub $1\ \Omega$ for low impedance speaker performance while the second pair of double-throw switches is suitable for microphone applications.

With the DPDT configuration, the DG2017 provides the flexibility for stereo-single-end or differential BTL output structures with a fully integrated differential microphone switching solution.

The DG2017 is an integrated monolithic device in a QFN-16 (4 mm x 4 mm) package that provides a space saving solution over the use of multiple single SPDT devices as well as providing the advantage of on-resistance flatness and matching that single SPDT devices cannot offer.

The DG2017 provides low charge injection (2 pC), fast switching time (t_{ON} and t_{OFF} less than 100 ns), excellent Off-Isolation and Crosstalk (-70 dB at 100 kHz). During operation, continuous current through any or all switches is rated at $\pm 200\text{ mA}$, ideal for portable audio applications.

Built on Vishay Siliconix's low voltage CMOS process, the DG2017 contains an epitaxial layer that prevents latchup. Break-before-make is guaranteed. When on, each switch conducts equally well in both directions, and block up to the power supply level when off.

FEATURES

- **Halogen-free according to IEC 61249-2-21 Definition**
- Low voltage operation (2 V to 5.5 V)
- Low on-resistance at 2.7 V - R_{ON} :
 $SW_1, SW_2 - 3.2\ \Omega$
 $SW_3, SW_4 - 0.64\ \Omega$
- Fast switching: $t_{ON} = 46\text{ ns}$
 $t_{OFF} = 21\text{ ns}$
- QFN-16 (4 mm x 4 mm) package
- **Compliant to RoHS Directive 2002/95/EC**



RoHS
COMPLIANT
HALOGEN
FREE

BENEFITS


- Space saving solution
- Low power consumption
- Guaranteed low voltage operation
- Low voltage logic compatible

APPLICATIONS

- Cellular Phones
- Integrated Speaker Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

QFN-16 (4 x 4)



TRUTH TABLE

Logic	NC1, 2, 3 and 4	NO1, 2, 3 and 4
0	ON	OFF
1	OFF	ON

ORDERING INFORMATION

Temp Range	Package	Part Number
- 40 °C to 85 °C	16-pin QFN (4 x 4 mm)	DG2017DN-T1-E4

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Limit	Unit
Reference V_+ to GND	- 0.3 to + 6	V
IN, COM, NC, NO ^a	- 0.3 to ($V_+ + 0.3$)	
Current (Any terminal except NO, NC or COM)	30	mA
Continuous Current (NO, NC, or COM)	± 200	
Peak Current (Pulsed at 1 ms, 10 % duty cycle)	± 300	
Storage Temperature (D Suffix)	- 65 to 150	$^\circ\text{C}$
Package Solder Reflow Conditions ^d	16-pin QFN (4 mm x 4 mm)	
Power Dissipation (Packages) ^b	QFN-16 (4 mm x 4 mm)	mW

Notes:

a. Signals on NC, NO, or COM or IN exceeding V_+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC Board.

c. Derate 23.5 mW/ $^\circ\text{C}$ above 70°C .

d. Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SPECIFICATIONS ($V_+ = 3\text{ V}$)

Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ± 10 %, VIN = 0.4 V or 1.6 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	VNO, VNC VCOM		Full	0		V+	V
DC Characteristics							
On-Resistance	RON (SW1, SW2)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 10 mA	Room Full		3.2	3.7 4.3	Ω
	RON (SW3, SW4)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 100 mA	Room Full		0.67	1.1 1.2	
RON Flatness ^d	RON (SW1, SW2)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 10 mA	Room Full		1.4	2	
	RON (SW3, SW4)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 100 mA	Room Full		0.12	0.3	
RON Match ^d	ΔRON (SW1, SW2)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 10 mA	Room Full			0.3	
	ΔRON (SW3, SW4)	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 100 mA	Room Full			0.3	
Switch Off Leakage Current	INO(off) INC(off)	V+ = 3.3 V VNO, VNC = 0.3 V/3 V, VCOM = 0.3 V/3 V	Room Full	- 0.5 5		0.5 5	nA
	ICOM(off)		Room Full	- 0.5 5		0.5 5	
Channel-On Leakage Current	ICOM(on)	V+ = 3.3 V, VNO = VNC, VCOM = 0.3 V/3 V	Room Full	- 0.5 5		0.5 5	
Digital Control							
Input High Voltage	VINH		Full	1.6			V
Input Low Voltage	VINL		Full			0.4	
Input Capacitance	Cin		Full		6		pF
Input Current	IINL or IINH	VIN = 0 V or V+	Full	- 1		1	μA




SPECIFICATIONS (V+ = 3 V)								
Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ± 10 %, VIN = 0.4 V or 1.6 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit	
				Min. ^b	Typ. ^c	Max. ^b		
Dynamic Characteristics								
Turn-On Time	t _{ON} (SW ₁ , SW ₂)	V _{NO} or V _{NC} = 2 V, R _L = 300 Ω, C _L = 35 pF (fig. 1, 2)	Room Full		62	85 91	ns	
	t _{ON} (SW ₃ , SW ₄)		Room Full		46	74 79		
Turn-Off Time	t _{ON} (SW ₁ , SW ₂)		Room Full		12	35 36		
	t _{ON} (SW ₃ , SW ₄)		Room Full		21	46 48		
Break-Before-Make Time	t _d (SW ₁ , SW ₂)		Full	5	45			
	t _d (SW ₃ , SW ₄)		Full	5	26			
Charge Injection ^d	Q _{INJ} (SW ₁ , SW ₂)	C _L = 1 nF, V _{GEN} = 0 V, R _{GEN} = 0 Ω (fig. 3)	Room		2		pC	
	Q _{INJ} (SW ₃ , SW ₄)				1			
Off-Isolation ^d	OIRR (SW ₁ , SW ₂)	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz (fig. 4)	Room		- 68		dB	
	OIRR (SW ₃ , SW ₄)				- 51			
Crosstalk ^d	X _{TALK} (SW ₁ , SW ₂)				- 69			
	X _{TALK} (SW ₃ , SW ₄)				- 51			
N _O , N _C Off Capacitance ^d	C _{OFF} (SW ₁ , SW ₂)	V _{IN} = 0 V or V+, f = 1 MHz	Room		12		pF	
	C _{OFF} (SW ₃ , SW ₄)				43			
Channel-On Capacitance ^d	C _{ON} (SW ₁ , SW ₂)				86			
	C _{ON} (SW ₃ , SW ₄)				283			
Power Supply								
Power Supply Range	V+			2		5.5	V	
Power Supply Current	I+	V _{OE} = 0 V or V+				1	μA	

Notes:


- Room = 25 °C, full = as determined by the operating suffix.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guarantee by design, not subjected to production test.
- V_{IN} = input voltage to perform proper function.
- Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




R_{ON} vs. V_{COM} and Single Supply Voltage




R_{ON} vs. V_{COM} and Single Supply Voltage




R_{ON} vs. Analog Voltage and Temperature









R_{ON} vs. Analog Voltage and Temperature




Supply Current vs. Temperature




Supply Current vs. Input Switching Frequency

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Leakage Current vs. Temperature

Leakage vs. Analog Voltage

Switching Time vs. Temperature

Switching Time vs. Temperature

**Insertion Loss, Off-Isolation
Crosstalk vs. Frequency**

**Insertion Loss, Off-Isolation,
Crosstalk vs. Frequency**

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Switching Threshold vs. Supply Voltage




Charge Injection vs. Analog Voltage

TEST CIRCUITS




C_L (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time



C_L (includes fixture and stray capacitance)







Figure 2. Break-Before-Make Interval


TEST CIRCUITS

Figure 3. Charge Injection

Figure 4. Off-Isolation

Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72228.



QFN-16 (4 × 4 mm)

JEDEC Part Number: MO-220



QFN-16 (4 × 4 mm)

JEDEC Part Number: MO-220

Dim	MILLIMETERS*			INCHES			Notes
	Min	Nom	Max	Min	Nom	Max	
A	0.80	0.90	1.00	0.0315	0.0354	0.0394	
A1	0	0.02	0.05	0	0.0008	0.0020	
A3	-	0.20 Ref	-	-	0.0079	-	
AA	-	0.345	-	-	0.0136	-	
aaa	-	0.25	-	-	0.0098	-	
BB	-	0.345	-	-	0.0136	-	
b	0.23	0.30	0.38	0.0091	0.0118	0.0150	5
bbb	-	0.10	-	-	0.0039	-	
CC	-	0.18	-	-	0.0071	-	
ccc	-	0.10	-	-	0.0039	-	
D	4.00 BSC			0.1575 BSC			
D2	2.00	2.15	2.25	0.0787	0.0846	0.0886	
DD	-	0.18	-	-	0.0071	-	
E	4.00 BSC			0.1575 BSC			
E2	2.00	2.15	2.25	0.0787	0.0846	0.0886	
e	0.65 BSC			0.0256 BSC			
L	0.45	0.55	0.65	0.0177	0.0217	0.0256	
N	16			16			3, 7
ND	-	4	-	-	4	-	6
NE	-	4	-	-	4	-	6
r	b(min)/2	-	-	b(min)/2	-	-	

* Use millimeters as the primary measurement.

ECN: S-21437—Rev. A, 19-Aug-02
DWG: 5890

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. All angles are in degrees.
3. N is the total number of terminals.

4. The terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be either a molded or marked feature. The X and Y dimension will vary according to lead counts.

5. Dimension b applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.


6. ND and NE refer to the number of terminals on the D and E side respectively.

7. Depopulation is possible in a symmetrical fashion.

8. Variation HHD is shown for illustration only.

9. Coplanarity applies to the exposed heat sink slug as well as the terminals.

RECOMMENDED MINIMUM PADS FOR QFN-16 (4 x 4 MM BODY)



	Inches	Millimeters
C1	0.142	3.60
C2	0.142	3.60
E	0.026	0.65
X1	0.014	0.35
X2	0.089	2.25
Y1	0.037	0.95
Y2	0.089	2.25

Note:

QFN-16 (4 x 4) has an exposed center pad that must not come into contact with any metalized structure on the PCB. This area is considered a Keep Out Zone.



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.