# Single 8-Ch/Differential 4-Ch Latchable Analog Multiplexers 

## DESCRIPTION

The DG428, DG429 analog multiplexers have on-chip address and control latches to simplify design in microprocessor based applications. Break-before-make switching action protects against momentary crosstalk of adjacent input signals.
The DG428 selects one of eight single-ended inputs to a common output, while the DG429 selects one of four differential inputs to a common differential output.
An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control inputs, address ( $A_{x}$ ) and enable (EN) are TTL compatible over the full specified operating temperature range.
The silicon-gate CMOS process enables operation over a wide range of supply voltages. The absolute maximum voltage rating is extended to 44 V . Additionally, single supply operation is also allowed and an epitaxial layer prevents latchup.
On-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE.

## FEATURES

- Halogen-free according to IEC 61249-2-21 Definition
- Low $\mathrm{R}_{\mathrm{DS}(\mathrm{on}):}: 55 \Omega$
- Low Charge Injection: 1 pC
- On-Board TTL Compatible Address Latches
- High Speed - $t_{\text {TRans }}: 160 \mathrm{~ns}$
- Break-Before-Make
- Low Power Consumption: 0.3 mW
- Compliant to RoHS Directive 2002/95/EC


## BENEFITS

- Improved System Accuracy
- Microprocessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk
- High Throughput
- Improved Reliability


## APPLICATIONS

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Communication Systems
- Microprocessor-Controlled Analog Systems
- Medical Instrumentation



## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



| 8-Channel Single-Ended Multiplexer |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | EN | WR | RS | On Switch |
| Latching |  |  |  |  |  |  |
| X | X | X | X | $I$ | 1 | Maintains previous switch condition |
| Reset |  |  |  |  |  |  |
| X | X | X | X | X | 0 | None (latches cleared) |
| Transparent Operation |  |  |  |  |  |  |
| X | X | X | 0 | 0 | 1 | None |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 1 | 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 0 | 1 | 4 |
| 1 | 0 | 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 0 | 1 | 8 |


| Differential 4-Channel Multiplexer |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | EN | $\overline{\mathrm{WR}}$ | $\overline{\mathbf{R S}}$ | On Switch |
| Latching |  |  |  |  |  |
| X | X | X | $\uparrow$ | 1 | Maintains previous switch condition |
| Reset |  |  |  |  |  |
| X | X | X | X | 0 | None (latches cleared) |
| Transparent Operation |  |  |  |  |  |
| X | X | 0 | 0 | 1 | None |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 2 |
| 1 | 0 | 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 0 | 1 | 4 |

Logic "0" $=\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$
Logic "1" $=\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$
X = Don't Care

| ORDERING INFORMATION - DG428 |  |  |
| :--- | :---: | :--- |
| Temp Range | Package | Part Number |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 18 -pin Plastic DIP | DG428DJ |
|  | 20 -pG4 PLCC | DG428DJ-E3 |
|  |  | DG428DN |


| ORDERING INFORMATION - DG429 |  |  |
| :--- | :---: | :--- |
| Temp Range | Package | Part Number |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 20-pin PLCC | DG429DN |
|  | 18-pin Plastic DIP | DG429DJ |
|  |  | DG429DJ-E3 |
|  | 18-pin Widebody SOIC | DG429DW |
|  |  | DG429DW-E3 |

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter |  | Symbol | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltages Referenced to V- | V+ |  | 44 | V |
|  | GND |  | 25 |  |
| Digital Inputs ${ }^{\text {a }}$, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}$ |  |  | $(\mathrm{V}-)-2 \mathrm{~V} \text { to }(\mathrm{V}+)+2 \mathrm{~V}$ <br> or 30 mA , whichever occurs first |  |
| Current (Any Terminal) |  |  | 30 | mA |
| Peak Current, S or D (Pulsed at $1 \mathrm{~ms}, 10$ \% Duty Cycle Max) |  |  | 100 |  |
| Storage Temperature | (AK Suffix) |  | - 65 to 150 | ${ }^{\circ} \mathrm{C}$ |
|  | (DJ, DN Suffix) |  | - 65 to 125 |  |
| Power Dissipation (Package) ${ }^{\text {b }}$ | 18-pin Plastic DIP ${ }^{\text {c }}$ |  | 470 | mW |
|  | 18-pin CerDIP ${ }^{\text {d }}$ |  | 900 |  |
|  | 20-pin PLCC ${ }^{\dagger}$ |  | 800 |  |
|  | 28-Pin Widebody SOIC ${ }^{\dagger}$ |  | 450 |  |

Notes:
a. Signals on $S_{X}, D_{X}$ or $I N_{X}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads soldered or welded to PC board.
c. Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
d. Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
e. Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
f. Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

## SPECIFICATIONS ${ }^{\mathbf{a}}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \overline{\mathrm{WR}}=0$,$\overline{\mathrm{RS}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{f}}$ |  | Temp. ${ }^{\text {b }}$ | Typ. ${ }^{\text {c }}$ | $\begin{gathered} \text { A Suffix } \\ -55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D Suffix } \\ -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. ${ }^{\text {d }}$ |  | Max. ${ }^{\text {d }}$ | Min. ${ }^{\text {d }}$ | Max. ${ }^{\text {d }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {e }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  |  |  | Full |  | -15 | 15 | -15 | 15 | V |
| Drain-Source On-Resistance | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}} \\ & \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Al}} \end{aligned}$ | $\begin{aligned} & 0.8 \mathrm{~V} \\ & 2.4 \mathrm{~V} \end{aligned}$ | Room Full | 55 |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ | $\Omega$ |
| Greatest Change in $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ Between Channels ${ }^{9}$ | $\Delta \mathrm{R}_{\text {DS(on) }}$ | $\begin{array}{r} -10 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}< \\ \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~m} / \end{array}$ |  | Room | 5 |  |  |  |  | \% |
| Source Off Leakage Current | $I_{\text {S(off) }}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{S}}= \pm 10 \\ \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}= \end{array}$ |  | Room Full | $\pm 0.03$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | nA |
| Drain Off Leakage Current | $I_{\text {( }}$ (off) | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \end{gathered}$ | DG428 | Room Full | $\pm 0.07$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} \hline-1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  |  |  | DG429 | Room Full | $\pm 0.05$ | $\begin{gathered} \hline-1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ |  |
| Drain On Leakage Current | $I_{\text {( }}$ ( ${ }^{\text {n }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ | DG428 | Room Full | $\pm 0.07$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  |  |  | DG429 | Room Full | $\pm 0.05$ | $\begin{gathered} \hline-1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} \hline-1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage High | $\mathrm{I}_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ |  | Full | 0.01 |  | 1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ |  | Full | 0.01 |  | 1 |  | 1 |  |
| Logic Input Current Input Voltage Low | $\mathrm{I}_{\text {AL }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V} \\ \mathrm{RS}=0 \mathrm{~V}, \overline{\mathrm{WR}}=0 \mathrm{~V} \end{gathered}$ |  | Full | -0.01 | -1 |  | - 1 |  |  |
| Logic Input Capacitance | $\mathrm{C}_{\text {in }}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | Room | 8 |  |  |  |  | pF |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |  |  |
| Transition Time | ${ }^{\text {TRANS }}$ | See Figure 5 |  | Room Full | 150 |  | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | ns |
| Break-Before-Make Interval | topen | See Figure 4 |  | Full | 30 | 10 |  | 10 |  |  |
| Enable and Write Turn-On Time | $t_{\text {ON(EN,WR }}$ | See Figure 6 and 7 |  | Room Full | 90 |  | $\begin{aligned} & 150 \\ & 225 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 225 \end{aligned}$ |  |
| Enable and Reset Turn-Off Time | toff(EN,RS) | See Figure 6 and 8 |  | Room Full | 55 |  | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ |  |
| Charge Injection | Q | $\begin{aligned} & \mathrm{V}_{\mathrm{GEN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {, See Figure } 9 \end{aligned}$ |  | Room | 1 |  |  |  |  | pC |
| Off Isolation | OIRR | $\begin{array}{r} \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}= \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}= \\ \mathrm{f}=100 \mathrm{kH} \end{array}$ | $\begin{aligned} & \hline 0 \Omega \\ & V_{\mathrm{RMS}} \end{aligned}$ | Room | - 75 |  |  |  |  | dB |
| Source Off Capacitance | $\mathrm{C}_{\text {S(off) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}$, | 1 MHz | Room | 11 |  |  |  |  | pF |
| Drain Off Capacitance | $C_{D(\text { off })}$ | $\begin{gathered} V_{D}=0 V \\ V_{E N}=0 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ | DG428 | Room | 40 |  |  |  |  |  |
|  |  |  | DG429 | Room | 20 |  |  |  |  |  |
| Drain On Capacitance | $\mathrm{C}_{\mathrm{D} \text { (on) }}$ |  | DG428 | Room | 54 |  |  |  |  |  |
|  |  |  | DG429 | Room | 34 |  |  |  |  |  |
| Minimum Input Timing Requirements |  |  |  |  |  |  |  |  |  |  |
| Write Pulse Width | $t_{W}$ | See Figure 2 |  | Full |  | 100 |  | 100 |  | ns |
| $\mathrm{A}_{\mathrm{X}}$, EN Data Set Up time | $\mathrm{t}_{s}$ |  |  | Full |  | 100 |  | 100 |  |  |
| $\mathrm{A}_{\mathrm{X}}$, EN Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ |  |  | Full |  | 10 |  | 10 |  |  |
| Reset Pulse Width | $\mathrm{t}_{\mathrm{RS}}$ | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, See Figure 3 |  | Full |  | 100 |  | 100 |  |  |
| Power Supplies |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | I+ | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}}=0, \overline{\mathrm{RS}}=5 \mathrm{~V}$ |  | Room | 20 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  |  | Room | -0.001 | - 5 |  | - 5 |  |  |

## SPECIFICATIONS ${ }^{\mathbf{a}}$ (for single supply)

| Parameter | Symbol | Test Conditions Unless Otherwise Specified $\mathrm{V}+=12 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{WR}=0$,$\mathrm{RS}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{f}}$ |  | Temp. ${ }^{\text {b }}$ | Typ. ${ }^{\text {c }}$ | A Suffix $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { D Suffix } \\ -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. ${ }^{\text {d }}$ |  | Max. ${ }^{\text {d }}$ | Min. ${ }^{\text {d }}$ | Max. ${ }^{\text {d }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {e }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  |  |  | Full |  | 0 | 12 | 0 | 12 | V |
| Drain-Source On-Resistance | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-500 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ |  | Room | 80 |  | 150 |  | 150 | $\Omega$ |
| $\mathrm{R}_{\text {DS(on) }}$ Match $^{\text {g }}$ | $\Delta \mathrm{R}_{\text {DS(on) }}$ | $\begin{gathered} 0 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \end{gathered}$ |  | Room | 5 |  |  |  |  | \% |
| Source Off Leakage Current | $\mathrm{I}_{\text {S(off) }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}, 0 \mathrm{~V} \end{gathered}$ |  | Room Full | $\pm 0.03$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | nA |
| Drain Off Leakage Current | $\mathrm{I}_{\mathrm{D} \text { (off) }}$ | $\begin{gathered} V_{D}=0 \mathrm{~V}, 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V}, 0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V} \end{gathered}$ | DG428 | Room Full | $\pm 0.07$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  |  |  | DG429 | Room Full | $\pm 0.05$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ |  |
| Drain On Leakage Current | $\mathrm{I}_{\mathrm{D} \text { (on) }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ | DG428 | Room Full | $\pm 0.07$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  |  |  | DG429 | Room Full | $\pm 0.05$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage High | $\mathrm{I}_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ |  | Full |  |  | 1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}=12 \mathrm{~V}$ |  | Full |  |  | 1 |  | 1 |  |
| Logic Input Current Input Voltage Low | $\mathrm{I}_{\mathrm{AL}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V} \\ \mathrm{RS} \\ =0 \mathrm{~V}, \overline{\mathrm{WR}}=0 \mathrm{~V} \end{gathered}$ |  | Full |  | - 1 |  | -1 |  |  |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |  |  |
| Transition Time | ${ }^{\text {trand }}$ | $\begin{gathered} \mathrm{S}_{1}=10 \mathrm{~V} / 2 \mathrm{~V}, \mathrm{~S}_{8}=2 \mathrm{~V} / 10 \mathrm{~V} \\ \text { See Figure } 5 \\ \hline \end{gathered}$ |  | Room Full | 160 |  | $\begin{aligned} & 280 \\ & 350 \end{aligned}$ |  | $\begin{aligned} & 280 \\ & 350 \\ & \hline \end{aligned}$ | ns |
| Break-Before-Make Interval | topen | See Figure 4 |  | $\begin{aligned} & \text { Room } \\ & \text { Full } \end{aligned}$ | 40 | $\begin{aligned} & 25 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 10 \end{aligned}$ |  |  |
| Enable and WriteTurn-On Time | ton(EN,WR) | $S_{1}=5 \mathrm{~V}$ <br> See Figure 6 and 7 |  | Room Full | 110 |  | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  |
| Enable and Reset Turn-Off Time | toff(EN,RS) | $S_{1}=5 \mathrm{~V}$ <br> See Figure 6 and 8 |  | Room Full | 70 |  | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  |
| Charge Injection | Q | $\begin{aligned} & \mathrm{V}_{\mathrm{GEN}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {, See Figure } 9 \end{aligned}$ |  | Room | 4 |  |  |  |  | pC |
| Off Isolation | OIRR | $\begin{array}{r} \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=3 \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=7 \\ \mathrm{f}=100 \mathrm{kHz} \end{array}$ | $\begin{aligned} & 00 \Omega \\ & \mathrm{~V}_{\mathrm{RMS}} \end{aligned}$ | Room | - 75 |  |  |  |  | dB |
| Minimum Input Timing Requirements   <br> Write Pulse Width $t_{W}$  |  |  |  |  |  |  |  |  |  |  |
|  |  | See Figure 2 |  | Full |  | 100 |  | 100 |  | $n s$ |
| $\mathrm{A}_{\mathrm{X}}$, EN Data Set Up time | $\mathrm{t}_{\text {S }}$ |  |  | Full |  | 100 |  | 100 |  |  |
| $\mathrm{A}_{\mathrm{X}}$, EN Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ |  |  | Full |  | 10 |  | 10 |  |  |
| Reset Pulse Width | $\mathrm{t}_{\mathrm{RS}}$ | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, See Figure 3 |  | Full |  | 100 |  | 100 |  |  |
| Power Supplies |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | I+ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0, \overline{\mathrm{RS}}=5 \mathrm{~V}$ |  | Room | 20 |  | 100 |  | 100 | $\mu \mathrm{A}$ |

## Notes:

a. Refer to PROCESS OPTION FLOWCHART.
b. Room $=25^{\circ} \mathrm{C}$, full $=$ as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
g. $\Delta R_{D S(\text { on })}=\left(\frac{R_{D S(\text { on })} M A X-R_{\text {DS(on) }} M I N}{R_{D S(\text { on })} A V E}\right) \times 100 \%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)


TYPICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)


Switching Times vs. Single Supply


Off-Isolation vs. Frequency


Switching Times vs. Temperature


Charge Injection vs. Analog Voltage


Supply Currents vs. Switching Frequency


Input Switching Threshold vs. Positive Supply Voltage

SCHEMATIC DIAGRAM (Typical Channel)


Figure 1.

## TIMING DIAGRAMS



Figure 2.

## TEST CIRCUITS



Figure 3.


Figure 4. Break-Before-Make

## TEST CIRCUITS



Figure 5. Transition Time


Figure 6. Enable $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$ Time

## TEST CIRCUITS



Figure 7. Write Turn-On Time $\mathrm{t}_{\mathrm{ON}(\mathrm{WR})}$


Figure 8. Reset Turn-Off Time $\mathrm{t}_{\mathrm{OFF}(\mathrm{RS})}$

$\Delta \mathrm{V}_{\mathrm{O}}$ is the measured voltage error due to charge injection. The charge in coulombs is $Q=$ $\mathrm{C}_{\mathrm{L}} \times \Delta \mathrm{V}_{\mathrm{O}}$

Figure 9. Charge Injection

## DETAILED DESCRIPTION

The internal structure of the DG428, DG429 includes a 5 V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n - and p -channel MOSFETs (see Figure 1).

The input protection on the logic lines $A_{0}, A_{1}, A_{2}, E N$ and control lines $\overline{W R}, \overline{R S}$ shown in Figure 1 minimizes susceptibility to ESD that may be encountered during handling and operational transients.

The logic interface is a CMOS logic input with its supply voltage from an internal +5 V reference voltage. The output of the input inverter feeds the data input of a $D$ type latch. The level sensitive $D$ latch continuously places the $D_{X}$ input signal on the $Q_{X}$ output when the $\overline{W R}$ input is low, resulting in transparent latch operation. As soon as $\overline{\mathrm{WR}}$ returns high the latch holds the data last present on the $D_{n}$ input, subject to the "Minimum Input Timing Requirements" table.

Following the latches the $Q_{n}$ signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting ensures full on/off switch operation for any analog signal level between the $\mathrm{V}_{+}$and V- supply rails.

The EN pin is used to enable the address latches during the $\overline{W R}$ pulse. It can be hard wired to the logic supply or to $V+$ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The $\overline{\mathrm{RS}}$ pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The $\overline{W R}$ pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).

## APPLICATIONS HINTS

## Bus Interfacing

The DG428, DG429 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 10).

The input latches become transparent when $\overline{\mathrm{WR}}$ is held low; therefore, these multiplexers operate by direct command of the coded switch state on $A_{2}, A_{1}, A_{0}$. In this mode the DG428 is identical to the popular DG408. The same is true of the DG429 versus the popular DG409.

During system power-up, $\overline{\mathrm{RS}}$ would be low, maintaining all eight switches in the off state. After $\overline{\mathrm{RS}}$ returned high the DG428 maintains all switches in the off state.

When the system program performs a write operation to the address assigned to the DG428, the address decoder provides a $\overline{C S}$ active low signal which is gated with the WRITE ( $\overline{\mathrm{WR}}$ ) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the WR signal returns to the high state, (positive edge) the input latches of the DG428 save the data from the DATA BUS. The coded information in the $A_{0}, A_{1}, A_{2}$ and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG428s are cascaded to build 16 -line and larger multiplexers.


Figure 10. Bus Interface

[^0]Package Information Vishay Siliconix

## PLCC: 20-LEAD



|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| Dim | Min | Max | Min | Max |
| $\mathbf{A}$ | 4.20 | 4.57 | 0.165 | 0.180 |
| $\mathbf{A}_{\mathbf{1}}$ | 2.29 | 3.04 | 0.090 | 0.120 |
| $\mathbf{A}_{\mathbf{2}}$ | 0.51 | - | 0.020 | - |
| $\mathbf{B}$ | 0.331 | 0.553 | 0.013 | 0.021 |
| $\mathbf{B}_{\mathbf{1}}$ | 0.661 | 0.812 | 0.026 | 0.032 |
| $\mathbf{D}$ | 9.78 | 10.03 | 0.385 | 0.395 |
| $\mathbf{D}_{\mathbf{1}}$ | 8.890 | 9.042 | 0.350 | 0.356 |
| $\mathbf{D}_{\mathbf{2}}$ | 7.37 | 8.38 | 0.290 | 0.330 |
| $\mathbf{e}_{\mathbf{1}}$ | 1.27 BSC |  |  |  |
| ECN: |  |  |  |  |
| DWG: | 53046 - Rev. C, 09-Jul-01 |  |  |  |

## SOIC (WIDE-BODY): 18-LEAD



| Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 2.15 | 2.90 | 0.085 | 0.114 |
| $\mathrm{A}_{1}$ | 0.10 | 0.30 | 0.004 | 0.012 |
| B | 0.35 | 0.45 | 0.014 | 0.018 |
| C | 0.23 | 0.28 | 0.009 | 0.011 |
| D | 11.25 | 12.45 | 0.443 | 0.490 |
| E | 7.25 | 8.00 | 0.285 | 0.315 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| H | 9.80 | 10.60 | 0.386 | 0.417 |
| L | 0.60 | 1.00 | 0.024 | 0.039 |
| $\ominus$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0{ }^{\circ}$ | $8^{\circ}$ |
| ECN: S-03946-Rev. C, 09-Jul-01 DWG: 5302 |  |  |  |  |



## Disclaimer

## ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.


[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?70063.

