
HM5112805FTD-5, HM5113805FTD-5

128M EDO DRAM (16-Mword $\times$ 8-bit)
8k refresh/4k refresh

ELPIDA

E0174H10 (Ver. 1.0)
(Previous ADE-203-1052B (Z))
Jul. 16, 2001

Description

The HM5112805F Series, HM5113805F Series are 128M-bit dynamic RAMs organized as 16,777,216-word $\times$ 8-bit. They have realized high performance and low power by employing CMOS process technology. HM5112805F Series, HM5113805F Series offer Extended Data Out (EDO) Page Mode as a high speed access mode. They are packaged in 32-pin plastic TSOPII.

Features

- Single 3.3 V supply: 3.3 V $\pm$ 0.15 V
- Access time: 50 ns (max)
- Power dissipation
 - Active: 759 mW (max) (HM5112805F Series)
897 mW (max) (HM5113805F Series)
 - Standby : 3.5 mW (max) (CMOS interface)
- EDO page mode capability
- Refresh cycles
 - $\overline{\text{RAS}}$ -only refresh
8192 cycles/64 ms (HM5112805F)
4096 cycles/64 ms (HM5113805F)
 - CBR/Hidden refresh
4096 cycles/64 ms (HM5112805F, HM5113805F)
- 3 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh


HM5112805FTD-5, HM5113805FTD-5

Ordering Information

Type No.	Access time	Package
HM5112805FTD-5	50 ns	400-mil 32-pin plastic TSOP II (TTP-32DF)
HM5113805FTD-5	50 ns	

HM5112805FTD-5, HM5113805FTD-5

Pin Arrangement (HM5112805F Series)




Pin Description

Pin name	Function
A0 to A12	Address input — Row/Refresh address A0 to A12 — Column address A0 to A10
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

HM5112805FTD-5, HM5113805FTD-5


Pin Arrangement (HM5113805F Series)



Pin Description


Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A11
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Block Diagram (HM5112805F Series)



HM5112805FTD-5, HM5113805FTD-5

Block Diagram (HM5113805F Series)



HM5112805FTD-5, HM5113805FTD-5

Operation Table

RAS	CAS	WE	OE	I/O 0 to I/O 7	Operation
H	×	×	×	High-Z	Standby
L	L	H	L	Dout	Read cycle
L	L	L* ²	×	Din	Early write cycle
L	L	L* ²	H	Din	Delayed write cycle
L	L	H to L	L to H	Dout/Din	Read-modify-write cycle
L	H	×	×	High-Z	$\overline{\text{RAS}}$ -only refresh cycle
H to L	L	H	×	High-Z	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle
L	L	H	H	High-Z	Read cycle (Output disabled)

Notes: 1. H: V_{IH} (inactive), L: V_{IL} (active), ×: V_{IH} or V_{IL}

2. $t_{WCS} \geq 0$ ns: Early write cycle

$t_{WCS} < 0$ ns: Delayed write cycle

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Terminal voltage on any pin relative to V_{SS}	V_T	-0.5 to $V_{CC} + 0.5$ (≤ 4.6 V (max))	V
Power supply voltage relative to V_{SS}	V_{CC}	-0.5 to $+4.6$	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Storage temperature	Tstg	-55 to $+125$	°C

DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	3.15	3.3	3.45	V	1, 2
	V_{SS}	0	0	0	V	2
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	—	0.8	V	1
Ambient temperature range	Ta	0	—	70	°C	

Notes: 1. All voltage referred to V_{SS} .

2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

HM5112805F'TD-5, HM5113805F'TD-5

DC Characteristics (HM5112805F Series)

Parameter	Symbol	HM5112805F		Unit	Test conditions
		-5			
		Min	Max		
Operating current* ¹ , * ²	I_{CC1}	—	220	mA	$t_{RC} = \min$
Standby current	I_{CC2}	—	4	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z
		—	1	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$ Dout = High-Z
$\overline{RAS}$ -only refresh current* ²	I_{CC3}	—	220	mA	$t_{RC} = \min$
Standby current* ¹	I_{CC5}	—	10	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	I_{CC6}	—	220	mA	$t_{RC} = \min$
EDO page mode current* ¹ , * ³	I_{CC7}	—	220	mA	$\overline{RAS} = V_{IL}$, $\overline{CAS}$ cycle, $t_{HPC} = t_{HPC} \min$
Input leakage current	I_{LI}	-5	5	μA	$0 V \leq V_{in} \leq V_{CC} + 0.3 V$
Output leakage current	I_{LO}	-5	5	μA	$0 V \leq V_{out} \leq V_{CC}$ Dout = disable
Output high voltage	V_{OH}	2.4	V_{CC}	V	High Iout = -2 mA
Output low voltage	V_{OL}	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Measured with one sequential address change per EDO cycle, t_{HPC} .

HM5112805F TD-5, HM5113805F TD-5

DC Characteristics (HM5113805F Series)

Parameter	Symbol	HM5113805F		Unit	Test conditions
		-5			
		Min	Max		
Operating current* ^{1, *2}	I_{CC1}	—	260	mA	$t_{RC} = \min$
Standby current	I_{CC2}	—	4	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z
		—	1	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$ Dout = High-Z
$\overline{RAS}$ -only refresh current* ²	I_{CC3}	—	260	mA	$t_{RC} = \min$
Standby current* ¹	I_{CC5}	—	10	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	I_{CC6}	—	260	mA	$t_{RC} = \min$
EDO page mode current* ^{1, *3}	I_{CC7}	—	220	mA	$\overline{RAS} = V_{IL}$, $\overline{CAS}$ cycle, $t_{HPC} = t_{HPC} \min$
Input leakage current	I_{LI}	-5	5	μA	$0 V \leq V_{in} \leq V_{CC} + 0.3 V$
Output leakage current	I_{LO}	-5	5	μA	$0 V \leq V_{out} \leq V_{CC}$ Dout = disable
Output high voltage	V_{OH}	2.4	V_{CC}	V	High Iout = -2 mA
Output low voltage	V_{OL}	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Measured with one sequential address change per EDO cycle, t_{HPC} .

Capacitance ($T_a = 25^\circ C$, $V_{CC} = 3.3 V \pm 0.15 V$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	7	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	8	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{RAS}$ and $\overline{CAS} = V_{IH}$ to disable Dout.

HM5112805FTD-5, HM5113805FTD-5

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$, $V_{SS} = 0\text{ V}$) *¹, *², *¹⁹

Test Conditions

- Input rise and fall time: 2 ns
- Input pulse levels: $V_{IL} = 0\text{ V}$, $V_{IH} = 3.0\text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5112805F/HM5113805F		Unit	Notes
		-5			
Random read or write cycle time	t_{RC}	84	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	30	—	ns	
$\overline{\text{CAS}}$ precharge time	t_{CP}	8	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	50	10000	ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	8	10000	ns	
Row address setup time	t_{ASR}	0	—	ns	
Row address hold time	t_{RAH}	8	—	ns	
Column address setup time	t_{ASC}	0	—	ns	
Column address hold time	t_{CAH}	8	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	12	37	ns	3
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	10	25	ns	4
$\overline{\text{RAS}}$ hold time	t_{RSH}	13	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	38	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	—	ns	
$\overline{\text{OE}}$ to Din delay time	t_{OED}	13	—	ns	5
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	t_{DZC}	0	—	ns	6
Transition time (rise and fall)	t_T	2	50	ns	7

HM5112805FTD-5, HM5113805FTD-5

Read Cycle

		HM5112805F/HM5113805F			
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	50	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	13	ns	9, 10, 17
Access time from address	t_{AA}	—	25	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	13	ns	9
Read command setup time	t_{RCS}	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	50	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	15	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	ns	
Output data hold time	t_{OH}	3	—	ns	21
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	13	ns	13, 21
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	13	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	13	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	ns	21
Output buffer turn-off to $\overline{\text{RAS}}$	t_{OFR}	—	13	ns	13, 21
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	13	ns	13
$\overline{\text{WE}}$ to Din delay time	t_{WED}	13	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	13	—	ns	

HM5112805F TD-5, HM5113805F TD-5

Write Cycle

HM5112805F/HM5113805F					
-5					
Parameter	Symbol	Min	Max	Unit	Notes
Write command setup time	t_{WCS}	0	—	ns	14
Write command hold time	t_{WCH}	8	—	ns	
Write command pulse width	t_{WP}	8	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	13	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	8	—	ns	
Data-in setup time	t_{DS}	0	—	ns	15
Data-in hold time	t_{DH}	8	—	ns	15

Read-Modify-Write Cycle

HM5112805F/HM5113805F					
-5					
Parameter	Symbol	Min	Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	116	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	67	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	30	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	42	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	t_{OEh}	13	—	ns	

Refresh Cycle

HM5112805F/HM5113805F					
-5					
Parameter	Symbol	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	8	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	t_{WRP}	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	t_{WRH}	8	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	ns	

HM5112805F TD-5, HM5113805F TD-5

EDO Page Mode Cycle

		HM5112805F/HM5113805F			
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode cycle time	t _{HPC}	20	—	ns	20
EDO page mode RAS pulse width	t _{RASP}	—	100000	ns	16
Access time from CAS precharge	t _{CPA}	—	28	ns	9, 17
RAS hold time from CAS precharge	t _{CPRH}	28	—	ns	
Output data hold time from CAS low	t _{DOH}	3	—	ns	9, 22
CAS hold time referred OE	t _{COL}	8	—	ns	
CAS to OE setup time	t _{COP}	5	—	ns	
Read command hold time from CAS precharge	t _{RCHC}	28	—	ns	
Write pulse width during CAS precharge	t _{WPE}	8	—	ns	
OE precharge time	t _{OEP}	8	—	ns	

EDO Page Mode Read-Modify-Write Cycle

HM5112805F/HM5113805F					
-5					
Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode read-modify-write cycle time	t _{HPRWC}	57	—	ns	
WE delay time from CAS precharge	t _{CPW}	45	—	ns	14

Refresh(HM5112805F Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t_{REF}	64	ms	8192 cycles

Refresh(HM5113805F Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t_{REF}	64	ms	4096 cycles

HM5112805F'TD-5, HM5113805F'TD-5

- Notes:
1. AC measurements assume $t_r = 2 \text{ ns}$.
 2. An initial pause of $200 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then the access time is controlled exclusively by t_{CAC} .
 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 8. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF .
 10. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \geq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$.
 11. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \leq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$.
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. $t_{\text{OFF}} (\text{max})$, $t_{\text{OEZ}} (\text{max})$, $t_{\text{WEZ}} (\text{max})$ and $t_{\text{OFR}} (\text{max})$ define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}} (\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{min})$, and $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{min})$, or $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}} (\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. t_{DS} and t_{DH} are referred to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 16. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in EDO page mode cycles.
 17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
 18. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large $V_{\text{CC}}/V_{\text{SS}}$ line noise, which causes to degrade $V_{\text{IH}} \text{ min}/V_{\text{IL}} \text{ max}$ level.
 20. $t_{\text{HPC}} (\text{min})$ can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode $\overline{\text{RAS}}$ cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{\text{CAS}}$ cycle ($t_{\text{CAS}} + t_{\text{CP}} + 2 t_{\text{T}}$) becomes greater than the specified $t_{\text{HPC}} (\text{min})$ value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
 21. Data output turns off and becomes high impedance from later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Hold time and turn off time are specified by the timing specifications of later rising edge of RAS and $\overline{\text{CAS}}$ between t_{OHR} and t_{OH} and between t_{OFR} and t_{OFF} .

HM5112805FTD-5, HM5113805FTD-5

22. t_{DOH} defines the time at which the output level go cross. $V_{OL} = 0.8\text{ V}$, $V_{OH} = 2.0\text{ V}$ of output timing reference level.

23. XXX: H or L (H: $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$, L: $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$)


//////: Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

The diagram illustrates the timing relationships for a 2D array DRAM. The signals shown are RAS, CAS, Address (Row and Column), WE, Din, OE, and Dout. The timing parameters are defined as follows:


- t_{RC} : Row cycle time
- t_{RAS} : RAS access time
- t_{RP} : RAS precharge time
- t_{CSH} : CAS setup time
- t_{RCD} : RAS to CAS delay
- t_{RSH} : RAS hold time
- t_{CAS} : CAS access time
- t_{CRP} : CAS to RAS precharge time
- t_T : Turnaround time
- t_{RAD} : Row address delay
- t_{RAL} : Row address latency
- t_{CAL} : Column address latency
- t_{ASR} : Address setup time
- t_{RAH} : Row address hold time
- t_{ASC} : Address to CAS delay
- t_{CAH} : Column address hold time
- t_{RRH} : Row refresh hold time
- t_{RCH} : Row refresh cycle time
- t_{RCS} : Row refresh setup time
- t_{DZC} : Data zone cycle time
- t_{DZO} : Data zone offset
- t_{OEA} : Output enable access time
- t_{OED} : Output enable delay
- t_{CAC} : Column access time
- t_{AA} : Array access time
- t_{CLZ} : Column latency
- t_{OEZ} : Output enable zone time
- t_{OHO} : Output hold time
- t_{OFF} : Output off time
- t_{OH} : Output high time
- t_{OFR} : Output refresh time
- t_{OHR} : Output high refresh time
- t_{WEZ} : Write enable zone time

Early Write Cycle




HM5112805FTD-5, HM5113805FTD-5

Delayed Write Cycle*18




Read-Modify-Write Cycle*18





HM5112805F'TD-5, HM5113805F'TD-5


$\overline{\text{RAS}}$ -Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Cycle









EDO Page Mode Early Write Cycle




HM5112805FTD-5, HM5113805FTD-5

EDO Page Mode Delayed Write Cycle*18





EDO Page Mode Mix Cycle (2) *²⁰



Cautions

1. Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc..
7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.

© Elpida Memory, Inc. 2001