


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	500			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.85		
Q _g (Max.) (nC)	39			
Q _{gs} (nC)	10			
Q _{gd} (nC)	19			
Configuration	Single			



FEATURES

- · Ultra Low Gate Charge
- · Reduced Gate Drive Requirement
- Enhanced 30 V V_{GS} Rating
- Reduced Ciss, Coss, Crss
- Extremely High Frequency Operation
- · Repetitive Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

This new series of low charge Power MOSFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new low charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of Power MOSFETs offer the designer a new standard in power transistors for switching applications.

ORDERING INFORMATION		
Package	TO-220	
Load (Dh) from	IRF840LCPbF	
Lead (Pb)-free	SiHF840LC-E3	
SnPb	IRF840LC	
	SiHF840LC	

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 °C, unless otherw	rise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V _{DS}	500	V	
Gate-Source Voltage	V_{GS}	± 30			
Continuous Drain Current	V_{GS} at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$	I _D	8.0	А	
			5.1		
Pulsed Drain Current ^a	I _{DM}	28	1		
Linear Derating Factor		1.0	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	510	mJ		
Repetitive Avalanche Currenta	I _{AR}	8.0	Α		
Repetitive Avalanche Energy ^a	E _{AR}	13	mJ		
Maximum Power Dissipation	T _C = 25 °C	P_{D}	125	W	
Peak Diode Recovery dV/dtc	dV/dt	3.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	7	
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
	6-32 OF IVIS SCIEW		1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 50 V, starting T_J = 25 °C, L = 14 mH, R_G = 25 Ω , I_{AS} = 8.0 A (see fig. 12).
- c. $I_{SD} \le 8.0$ A, $dI/dt \le 100$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRF840LC, SiHF840LC

Vishay Siliconix



THERMAL RESISTANCE				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						•	_
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 400 \text{V}, V_{GS} = 0 \text{ V}, T_J = 125 ^{\circ}\text{C}$		-	25 250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.8 A ^b	-	-	0.85	Ω
Forward Transconductance	9 _{fs}	V _{DS} :	= 50 V, I _D = 4.8 A ^b	4.0	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V,		-	1100	-	pF
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$		170	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	18	-	
Total Gate Charge	Qg		I _D = 8.0 A, V _{DS} = 400 V see fig. 6 and 13 ^b	-	-	39	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	10	
Gate-Drain Charge	Q_{gd}	See lig. 6 and 16	gr o and ro	ı	-	19	
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 250 V, I_{D} = 8.0 A, R_{G} = 9.1 Ω , R_{D} = 30 Ω see fig. 10 ^b		1	12	-	ns
Rise Time	t _r			1	25	-	
Turn-Off Delay Time	$t_{d(off)}$			1	27	-	
Fall Time	t _f			1	19	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	-11
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.0	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	28	- A
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 8.0 A, V _{GS} = 0 V ^b		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 8.0 A, dl/dt = 100 A/ μ s ^b		-	490	740	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.0	4.5	μС
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D				L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91067.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com