
Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	200				
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.055			
Q _g (Max.) (nC)	230				
Q _{gs} (nC)	42				
Q _{gd} (nC)	110				
Configuration	Single				



FEATURES • Dynamic dV/dt Rating

- · Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mouting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP260PbF
	SiHFP260-E3
SnPb	IRFP260
	SiHFP260

ABSOLUTE MAXIMUM RATINGS \ensuremath{T}	_C = 25 °C, un	less otherwi	se noted				
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	200	N		
Gate-Source Voltage			V _{GS}	± 20	- V		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		46	А		
		$T_C = 100 ^{\circ}C$	I _D	29			
Pulsed Drain Current ^a			I _{DM}	180	1		
Linear Derating Factor				2.2	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS}	1000	mJ		
Repetitive Avalanche Current ^a			I _{AR} 46		А		
Repetitive Avalanche Energy ^a			E _{AR} 28		mJ		
Maximum Power Dissipation	T _C = 25 °C		T _C = 25 °C		PD	280	W
Peak Diode Recovery dV/dt ^c			dV/dt	5.0	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 1	0 s		300 ^d			
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in		
			Γ	1.1	N⋅m		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, $L = 708 \text{ }\mu\text{H}$, $R_G = 25 \Omega$, $I_{AS} = 46 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 46$ A, dI/dt ≤ 230 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply





Vishay Siliconix



THERMAL RESISTANCE RA	TINGS								
PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	- 40							
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24 - - 0.45				°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}					╡			
			•						
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless other	wise noted							
PARAMETER	SYMBOL	TEST	CONDITIO	NS	MIN.	TYP.	MAX.	UNIT	
Static								•	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0	V, I _D = 25	0 μΑ	200	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference t	o 25 °C, I _C) = 1 mA	-	0.24	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_0$	_{GS} , I _D = 25	0 μΑ	2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	V _G	_S = ± 20 V		-	-	± 100	nA	
Zeur Oete Malterre Drein Ouwent		$V_{DS} = 200 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = 160 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	25	μΑ		
Zero Gate Voltage Drain Current	I _{DSS}			-	-	250			
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D	= 28 A ^b	-	-	0.055	Ω	
Forward Transconductance	9 _{fs}	V _{DS} = 5	0 V, I _D = 2	8 A ^b	24	-	-	S	
Dynamic						•	•		
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	5200	-	pF		
Output Capacitance	C _{oss}			-	1200	-			
Reverse Transfer Capacitance	C _{rss}			-	310	-			
Total Gate Charge	Qg				-	-	230		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 46 \text{ A}, V_{DS} = 160 \text{ V},$ see fig. 6 and 13 ^b		-	-	42	nC	
Gate-Drain Charge	Q _{gd}		000 119		-	-	110	1	
Turn-On Delay Time	t _{d(on)}				-	23	-		
Rise Time	t _r	Vpp - 1(00 V In - 4	16 A	-	120	-		
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 100 \text{ V}, \text{ I}_D = 46 \text{ A}, \\ R_G = 4.3 \ \Omega, \text{ R}_D = 2.1 \ \Omega, \text{ see fig. } 10^{\text{b}}$		-	100	-	ns		
Fall Time	t _f				-	94	-	1	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		-	5.0	-	nH		
Internal Source Inductance	L _S	die contact			-	13		-	
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the		-	-	46	A		
Pulsed Diode Forward Current ^a	I _{SM}	p - n junction diode			-	-		180	
Body Diode Voltage	V _{SD}	$T_{J} = 25 \ ^{\circ}C, \ I_{S} = 46 \ A, \ V_{GS} = 0 \ V^{b}$			-	-	1.8	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 46 A, dl/dt = 100 A/μs ^b		-	390	590	ns		
Body Diode Reverse Recovery Charge	Q _{rr}	$r_{\rm J} = 20^{\circ}$ 0, $r_{\rm F} = 40^{\circ}$ A, $u/u_{\rm C} = 100^{\circ}$ A/µs ⁻			-	4.8	7.2	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is c				ominated by L_S and L_D)			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix








Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$










Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage



Vishay Siliconix



SHA)

Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91215.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.