## Monolithic Linear IC <br> A6559 <br> For CD <br> 5-Channel Driver <br> (BTL : Four-Channel, H Bridge : One-Channel)

## Overview

The LA6559 is a 5-channel driver (BTL : 4-channel, H bridge : 1-channel) for CD players.

## Functions

- Power amplifier 5-channel built-in. (Bridge-connection (BTL) : 4-channel, H bridge : 1-channel)
- IO max 1A
- Level shift circuit built-in (except H bridge).
- Mute circuit (output ON/OFF) built-in.
(Operable with BTL AMP with MUTE1 : CH1 and MUTE2 : CH2 to 4 and not operable for the H bridge of 3.3VREG)
- 3.3V regulator built-in (external PNP transistor).
- With a function to set the loading output voltage
- Overheat protection circuit (thermal shutdown) built-in.


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | 14 | V |
| Allowable power dissipation | Pd max | Independent IC | 0.8 | W |
|  |  | Mounted on a standard board. * | 2 | W |
| Maximum output current | $I_{0}$ max | Each output for H bridge, channel 1 to 4. | 1 | A |
| Maximum input voltage | $\mathrm{V}_{\text {IN }}{ }^{\text {B }}$ |  | 13 | V |
| MUTE pin voltage | VMUTE |  | 13 | V |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Standard board size : $76.1 \times 114.3 \times 1.6 \mathrm{~mm}^{3}$, glass epoxy

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{C C}$ | Same for $V_{C C}-V R E G$ | 5.6 to 13 | V |

Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 1=\mathrm{V}_{\mathrm{CC}} 2=8 \mathrm{~V}$, VREF $=1.65 \mathrm{~V}$, unless especially specified.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| ALL Blocks |  |  |  |  |  |  |
| No-load current drain ON | ${ }^{\text {I CCO }}$ - | BTL-AMP output ON, LOADING block OFF *1 |  | 30 | 50 | mA |
| No-load current drain OFF | ICC-OFF | All outputs OFF *1 |  | 10 | 20 | mA |
| VREF input voltage range | VREF-IN |  | 1 |  | $\mathrm{V}_{\text {CC }}{ }^{-1.5}$ | V |
| Thermal shutdown temperature | TSD | *2 | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| BTL AMP Block ( CH 1 to CH 4 ) |  |  |  |  |  |  |
| Output offset voltage | $\mathrm{V}_{\text {OFF }}$ | Voltage difference between outputs for BTL AMP, each channel. *3 | -60 |  | 60 | mV |
| Input voltage range | $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range for input for OP-AMP. | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1.5$ | mA |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | Each voltage between $\mathrm{V}_{0}+$ and $\mathrm{V}_{0}$ - when $R_{\mathrm{L}}=8 \Omega$. *4 | 5.7 | 6.5 |  | V |
| Closed-circuit voltage gain | VG | Input and output gain. *3 | 5.4 | 6 | 6.6 | Times |
| Slew rate | SR | AMP Independent <br> Multiply 2 between outputs. *2 |  | 0.5 |  | V/us |
| MUTE ON voltage | VMUTE-ON | Each MUTE *5 | 2 |  |  | V |
| MUTE OFF voltage | VMUTE-OFF | Each MUTE *5 |  |  | 0.5 | V |
| Input AMP Block (CH1 to 4) |  |  |  |  |  |  |
| Input voltage range | $\mathrm{V}_{\text {IN }}$-OP |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.5}$ | V |
| Output current (SINK) | SINK-OP |  | 2 |  |  | mA |
| Output current (SOURCE) | SOURCE-OP | *6 | 300 | 500 |  | $\mu \mathrm{A}$ |
| Output offset voltage | $\mathrm{V}_{\text {OFF-OP }}$ |  | -10 |  | 10 | mV |
| Loading Block (CH5, H bridge) |  |  |  |  |  |  |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$-LOAD | Forward, reverse, $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{VCONT}=8 \mathrm{~V} * 4$ | 5.7 | 6.5 |  | V |
| Break output saturation voltage | $\mathrm{V}_{\text {CE }}$-BREAK | Output voltage at braking *7 |  |  | 0.3 | V |
| Input low level | $\mathrm{V}_{\text {IN }} \mathrm{V}^{-L}$ |  |  |  | 1 | V |
| Input high level | $\mathrm{V}_{\text {IN }}-\mathrm{H}$ |  | 2 |  |  | V |
| Output set voltage | VCONT | $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ (Between outputs), <br> $\mathrm{VCONT}=3 \mathrm{~V}$ | 2.9 | 3.15 | 3.4 | V |
| Power Supply Block (PNP transistor : 2SB632K-use) |  |  |  |  |  |  |
| 3.3 V supply voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | 3.15 | 3.3 | 3.45 | V |
| REG-IN SINK current | REG-IN-SINK | Base current of external PNP *8 |  | 10 |  | mA |
| Line regulation | $\Delta \mathrm{V}_{\mathrm{O}} \mathrm{LN}$ | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 12 \mathrm{~V}$ |  | 20 | 150 | mV |
| Load regulation | $\Delta \mathrm{V}_{\mathrm{O}} \mathrm{LD}$ | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 200 \mathrm{~mA}$ |  | 50 | 200 | mV |

Note ${ }^{*} 1$ : Current dissipation that is a sum of $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ and $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ and $\mathrm{S}-\mathrm{V}_{\mathrm{CC}}$ at no load.
*2 : Design guarantee value
*3 : Input AMP is a BUFFER AMP.
*4 : Voltage difference between both ends of load ( $8 \Omega$ ). Output saturated.
*5 : Output ON with MUTE : [H] and OFF with MUTE : [L] (HI impedance).

* 6 : The source of input OP-AMP is a constant current. As the $11 \mathrm{k} \Omega$ resistance to the next stage is a load, pay due attention when setting the input OP-AMP gain.
*7 : Short (GND) brake used. SINK side output ON.
*8 : 3.3VREG incorporates a drooping protection circuit and operated when the base current is 10 mA (TYP).


## Package Dimensions

unit : mm (typ)
3251


SANYO : HSOP36R(375mil)


## Block Diagram



Pin Functions

| Pin No. | Symbol | Pin descriptions |
| :---: | :---: | :---: |
| 1 | REV | 5CH (VLO) Output change pin (REV), logic input for loading block. |
| 2 | $\mathrm{S}-\mathrm{V}_{\mathrm{CC}}$ | Signal system power supply (BTL-AMP : CH1 to 4) |
| 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ | Power supply for loading block |
| 4 | VLO- | Loading output (-) |
| 5 | VLO+ | Loading output (+) |
| 6 | $\mathrm{V}_{\mathrm{O}^{4+}}$ | Output pin (+) for channel 4 |
| 7 | $\mathrm{V}_{\mathrm{O}}{ }^{4-}$ | Output pin (-) for channel 4 |
| 8 | $\mathrm{V}_{\mathrm{O}^{3+}}$ | Output pin (+) for channel 3 |
| 9 | $\mathrm{V}_{\mathrm{O}} 3-$ | Output pin (-) for channel 3 |
| 10 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 2 |
| 11 | $\mathrm{V}_{\mathrm{O}} 2-$ | Output pin (-) for channel 2 |
| 12 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 1 |
| 13 | $\mathrm{V}_{\mathrm{O}} 1-$ | Output pin (-) for channel 1 |
| 14 | $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ | CH1 to CH4 (BTL-AMP) output stage power supply |
| 15 | $\mathrm{V}_{\text {IN }}{ }^{1}$ | Input pin for channel 1 |
| 16 | $\mathrm{V}_{\text {IN }} 1-$ | OP-AMP input AMP-A input pin (-) |
| 17 | $\mathrm{V}_{1 \mathrm{~N}^{1+}}$ | OP-AMP input AMP-A input pin (+) |
| 18 | $\mathrm{V}_{1 \mathrm{~N}^{2}}$ | Input pin for channel 2, input AMP output |
| 19 | $\mathrm{V}_{\text {IN }}{ }^{2-}$ | Input pin (-) for channel 2 |
| 20 | $\mathrm{V}_{\text {IN }}{ }^{+}$ | Input pin (+) for channel 2 |
| 21 | $\mathrm{V}_{\text {CC }}$-VREG | 3.3VREG power supply |
| 22 | GND-VREG | 3.3VREG GND |
| 23 | $\mathrm{V}_{\text {IN }}{ }^{3}$ | Input pin for channel 3, input AMP output |
| 24 | $\mathrm{V}_{1 \mathrm{IN}^{3-}}$ | Input pin (-) for channel 3 |
| 25 | $\mathrm{V}_{\text {IN }}{ }^{3+}$ | Input pin (+) for channel 3 |
| 26 | REG-IN | PNP transistor base connected |
| 27 | REG-OUT | 3.3V power output to which the PNP transistor collector connected. |
| 28 | VCONT (LOADING) | Output voltage set pin for loading block |
| 29 | VREF-IN | Reference voltage applied pin |
| 30 | $\mathrm{V}_{\text {IN }}{ }^{4+}$ | Input pin (+) for channel 4 |
| 31 | $\mathrm{V}_{\text {IN }} 4$ - | Input pin (-) for channel 4 |
| 32 | $\mathrm{V}_{1 \mathrm{~N}^{4}}$ | Input pin for channel 4, input AMP output |
| 33 | MUTE1 | Output ON/OFF, channel 1 (BTL AMP) |
| 34 | MUTE2 | Output ON/OFF, channel 2 to 4 (BTL AMP) |
| 35 | S-GND | Signal system GND |
| 36 | FWD | Output change pin (FWD) for loading output (VLO+ -), logic input for loading block. |

Note 1: Center frame (FR) becomes GND for the power system (P-GND). Set this to the minimum potential together with S-GND.
Note 2 : Short-circuit each of $\mathrm{V}_{\mathrm{CC}}{ }^{1}, \mathrm{~V}_{\mathrm{CC}}{ }^{2}, \mathrm{~V}_{\mathrm{CC}}-\mathrm{VREG}$, and $\mathrm{S}-\mathrm{V}_{\mathrm{CC}}$ power pins externally.

Pin Description

| Pin No. | Symbol | Pin function | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 17 \\ & 16 \\ & 15 \\ & 20 \\ & 19 \\ & 18 \\ & 25 \\ & 24 \\ & 23 \\ & 30 \\ & 31 \\ & 32 \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}^{1+}}$ <br> $V_{\text {IN }}{ }^{1-}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{1}$ <br> $V_{1 N^{2+}}$ <br> $V_{1 N^{2-}}$ <br> $V_{I N}{ }^{2}$ <br> $V_{I N}{ }^{3+}$ <br> $V_{1 N^{3}}$ <br> $V_{I N}{ }^{3}$ <br> $V_{1 N^{4+}}$ <br> $V_{\text {IN }}{ }^{4-}$ <br> $\mathrm{V}_{\text {IN }} 4$ | Input <br> (CH1 to 4) | Input pin (CH1 to 4) |  |
| $\begin{gathered} 36 \\ 1 \end{gathered}$ | $\begin{aligned} & \text { FWD } \\ & \text { REV } \end{aligned}$ | Input <br> (LOADING) | Logic input pin. <br> By combining H and L of this pin, any one of four modes (forward/ reversed/brake/idling) can be selected. |  |
| $\begin{gathered} 12 \\ 13 \\ 10 \\ 11 \\ 8 \\ 9 \\ 6 \\ 7 \end{gathered}$ | $\mathrm{V}_{\mathrm{O}}{ }^{1+}$ <br> $\mathrm{V}_{\mathrm{O}} 1-$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{2+}$ <br> $\mathrm{V}_{\mathrm{O}} 2-$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{3+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{3-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{4+}$ <br> $V_{0} 4-$ | Output <br> (CH1 to 4) | Output for channel 1 to 4. |  |
| $\begin{aligned} & 33 \\ & 34 \end{aligned}$ | MUTE1 <br> MUTE2 | MUTE | BTL AMP output. <br> Output ON/OFF for CH 1 to CH 4 . <br> MUTE : H Output OFF <br> MUTE : L Output OFF |  |
| $\begin{gathered} 5 \\ 4 \\ 28 \end{gathered}$ | VLO- <br> VLO+ VCONT | Output <br> (LOADING) | Output voltage set pin for loading block |  |

Truth Table (loading (H bridge) section)

| FWD | REV | Loading output |
| :---: | :---: | :---: |
| L | L | OFF *1 |
|  | H | Forward |
| H | L | Reversed |
|  | H | (Short) brake *2 |

*1 The output has a high impedance.
*2 At brake, the SINK side transistor is ON (short brake). VLO+ and VLO- are approximately on the GND level.

## Relation of MUTE and Power ( $\mathrm{VCC}^{*}$ )



## Sample Application Circuit



Note : Add CR between outputs or to a circuit to GND when oscillation occurs in the output (Example : $\mathrm{R}=2.2 \Omega, \mathrm{C}=0.1 \mu \mathrm{~F}$ ). Apply 4.5 V or more to the external PNPTr emitter pin.
$\square$ Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
$■$ SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2007. Specifications and information herein are subject to change without notice.

