Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

DESCRIPTION

The M37210M3-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 52-pin shrink plastic molded DIP or a 64-pin plastic molded QFP. This single-chip microcomputer is useful for the channel selection system for TVs because it provides PWM function, OSD display function and so on. In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming

The features of the M37210E4-XXXSP/FP and the M37210E4SP/FP are similar to those of the M37210M4-XXXSP except that these chips have a built-in PROM which can be written electrically.


The differences between the M37210M3-XXXSP/FP, the M37210 M4-XXXSP, and the M37211M2-XXXSP are the ROM size, the RAM size, and the PWM outputs as shown below. Accordingly, the following descriptions will be for the M37210M3-XXXSP/FP unless otherwise noted.

Type name	ROM size	RAM size	6-bit PWM outputs
M37210M3-XXXSP/FP	12 K bytes	256 bytes	8
M37210M4-XXXSP	16 K bytes	320 bytes	8
M37211M2-XXXSP	8 K bytes	192 bytes	6

Note: After the reset, set the stack page selection bit which is set "1" to "0" because the internal RAM of the M37211M2-XXXSP is in only the zero page.

FEATURES

FEATURES
Number of basic instructions69
● Memory size ROM 12 K bytes (M37210M3-XXXSP/FP)
16 K bytes (M37210M4-XXXSP)
8 K bytes (M37211M2-XXXSP)
RAM 256 bytes (M37210M3-XXXSP/FP)
320 bytes (M37210M4-XXXSP)
192 bytes (M37211M2-XXXSP)
ROM for display3 K bytes
RAM for display 72 bytes
• The minimum instruction execution time
0.5µs (at 8MHz oscillation frequency)
• Power source voltage 5V ± 10%
Power dissipation
• Power dissipation
•
(at 4MHz oscillation frequency, Vcc = 5.5V, at CRT display)
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) • Subroutine nesting
(at 4MHz oscillation frequency, VCC = 5.5V, at CRT display) Subroutine nesting





 ◆ A-D comparator (5-bit resolution) 	5 channels
 ◆ CRT display function 	
Display characters	18 characters X 2 lines
	(16 lines max.)
Character kinds	96 kinds
Dot structure	12 X 16 dots
Character size	3 kinds
Character color kinds (It can be specifie	ed by the character)
max. 7 kinds (R, G, B)	
Raster color (max. 7 kinds)	
Display layout	
Horizontal	64 levels
Vertical	128 levels
Bordering (horizontal and vertical)	

APPLICATION

ΤV







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

FUNCTIONS

Parameter			Functions	
Number of basic instructions			69	
Instruction execution time			0.5μs (the minimum instruction execution time, at 8MHz oscillation frequency)	
Clock frequency			8MHz	
	M37210M3-XXXSP/FP	ROM	12 K bytes	
	IVI37210IVI3-XXX3P/FP	RAM	256 bytes	
Mamanyaiza	MOZO4OM4 VVVCD	ROM	16 K bytes	
Memory size	M37210M4-XXXSP -	RAM	320 bytes	
	MOZO44MO VVVCD	ROM	8 K bytes	
	M37211M2-XXXSP -	RAM	192 bytes	
	P0	I/O	8-bit X 1 (can be used as N-channel open-drain output and PWM4-PWM7)(Note)	
	P10-P14	I/O	5-bit X 1 (CMOS 3-state output)	
	P15 – P17	Input	3-bit X 1 (can be used as A-D input)	
	P2	I/O	8-bit X 1 (CMOS 3-state output)	
In most/Osstmost manta	P30, P31	I/O	2-bit X 1 (CMOS 3-state input/output)	
Input/Output ports	P32, P35	Input	4-bit X 1 (can be used as timer input pins, INT input pins and A-D input pins)	
	P40, P41	I/O	2-bit X 1 (can be used as N-channel open-drain output and serial I/O function pins)	
	P42	Input	1-bit X 1 (can be used as serial I/O and A-D input)	
	P5	Output	4-bit X 1 (can be used as R, G, B, OUT pins)	
	P6	Output	4-bit X 1 (can be used as N-channel open-drain output and PWM0-PWM3 output pins)	
Serial I/O			8-bit X 1	
Timers			8-bit timer X 4	
Subroutine nesting			96 levels (max.)	
Interrupt			Two external interrupts, four internal timer interrupts, one serial I/O interrupt, one CRT interrupt, one f(XIN)/4096 interrupt, one VSYNC interrupt, BRK instruction	
Clock generating circuit			Built-in circuit (externally connected a ceramic resonator or a quartz-crystal oscillator)	
Power source voltage			5V ± 10%	
	at CRT display ON		110mW (at 4MHz oscillation frequency, Vcc = 5.5V, Typ.)	
Power dissipation	at CRT display OFF		55mW (at 4MHz oscillation frequency, Vcc = 5.5V, Typ.)	
	at stop mode		1.65mW (Max.)	
Operating temperature rang	·		-10 to 70°C	
Device structure	,-		CMOS silicon gate process	
	M37210M3-XXXSP, M37210M4-	XXXSP. M37211M2-XXXSP	52-pin shrink plastic molded DIP	
Package	M37210M3-XXXFP		64-pin plastic molded QFP	
	Number of character		18 characters X 2 lines : maximum 16 lines (by software)	
	Character dot constru	ction	12 X 16 dots	
	Kinds of characters		96 kinds	
CRT display function	Character size		3 kinds	
	Kinds of color		7 kinds max, (R, G, B): can be specified by character unit	

Note: The M37211M2-XXXSP can be also used as PWM4 and PWM5.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

PIN DESCRIPTION

Pin	Name	Input / Output	Functions
Vcc, Vss	Power source voltage		Apply voltage of 5V ± 10% to VCC, and 0V to Vss.
CNVss	CNVss		This is connected to Vss.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for $2\mu s$ or more (under normal Vcc conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between the XIN and
Хоит	Clock output	Output	XOUT pins. If an external clock is used, the clock source should be connected the XIN pin and the XOUT pin should be left open.
ф	Timing output	Output	This is the timing output pin.
P00 – P07	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output. The output structure is N-channel open-drain output. When PWM4, PWM5, PWM6 and PWM7 are used, P00, P01, P02 and P03 are in common with PWM output pins of PWM4, PWM5, PWM6 and PWM7.
P11 – P14	I/O port P1	I/O	Ports P10, P11, P12, P13 and P14 are 5-bit I/O ports and have basically the same functions as port P0. The output structure is CMOS output.
P15 – P17	Input port P1	Input	Ports P15, P16 and P17 are 3-bit input ports and they are in common with input pins of A-D comparator (A-D1, A-D2 and A-D3).
P20 – P27	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.
P30, P31	I/O port P3	I/O	Ports P30 and P31 are 2-bit I/O ports and have basically the same functions as port P0. The output structure is CMOS output.
P32 – P35	Input port P3	Input	Ports P32, P33, P34 and P35 are 4-bit input ports and ports P32 and P33 are in common with external clock input pins of timers 2 and 3. Ports P34 and P35 are in common with external interrupt input pins INT1 and INT2. Port P35 is in common with an input pin of A-D comparator (A-D4).
P40, P41	I/O port P4	I/O	Ports P40 and P41 are 2-bit I/O ports and have basically the same functions as port P0. When serial I/O is used, ports P40 and P41 are in common with SOUT pin and SCLK pin, respectively.
P42	Input port P4	Input	Port P42 is an 1-bit Input port, and it is common with an input pin of A-D comparator (A-D5) and serial input pin (SIN).
P60 – P63	Output port P6	Output	Port P6 is an 4-bit output port. The output structure is N-channel open-drain. This port is in common with 6-bit PWM output pins PWM0-PWM3.
OSC1, OSC2	Clock input for CRT display Clock output for CRT display	Input Output	This is the I/O pins of the clock generating circuit for the CRT display function.
HSYNC	HSYNC input	Input	This is the horizontal synchronizing signal input for CRT display.
Vsync	VSYNC input	Input	This is the vertical synchronizing signal input for CRT display.
R, G, B, OUT	CRT output	Output	This is a 4-bit output pin for CRT display. The output structure is CMOS output. This is in common with port P52 – P55.
D-A	DA Output	Output	This is an output pin for 14-bit PWM.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37210M3-XXXSP/FP uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 $\langle Software \rangle$ User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The MUL, DIV, WIT, and STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 00FB16. The CPU mode register contains the stack page selection bit.




Fig. 1 Structure of CPU mode register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

MEMORY Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

ROM is used for sroring user programs as well as the interrupt vector area.

RAM for Display

RAM for display is used for specifing the character codes and colors to display.

ROM for Display

ROM for display is used for storing character data.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map

00C016	Port P0	00E016	Horizontal position register
00C116	Port P0 directional register	00E116	Vertical position register 1 (block 1)
00C216	Port P1	00E216	Vertical position register 2 (block 2)
00C316	Port P1 directional register	00E316	
00C416	Port P2	00E416	Character size register
00C516	Port P2 directional register	00E516	Border selection register
00C616	Port P3	00E616	Color register 0
00C716	Port P3 directional register	00E716	Color register 1
00C816	Port P4	00E816	Color register 2
00C916	Port P4 directional register	00E916	Color register 3
00CA16	Port P5	00EA16	CRT control register
00CB16	Port P5 control register	00EB16	
00CC16	Port P6	00EC16	CRT port control register
00CD16	Port P6 directional register	00ED16	
00CE16	14DA-H register	00EE16	
00CF16	14DA-L register	00EF16	A-D control register
00D016	PWM0 register	00F016	Timer 1
00D116	PWM1 register	00F116	Timer 2
00D216	PWM2 register	00F216	Timer 3
00D316	PWM3 register	00F316	Timer 4
00D416	PWM4 register	00F416	Timer 12 mode register
00D516	PWM output control register 1	00F516	Timer 34 mode register
00D616	PWM output control register 2	00F616	PWM5 register
00D716	Interrupt Interval determination register	00F716	PWM6 register (Note)
00D816	Interrupt Interval determination control register	00F816	PWM7 register (Note)
00D916		00F916	
00DA16		00FA16	
00DB16		00FB16	CPU mode register
00DC16	Serial I/O mode register	00FC16	Interrupt request register 1
00DD16	Serial I/O register	00FD16	Interrupt request register 2
00DE16		00FE16	Interrupt control register1
00DF16		00FF16	Interrupt control register2
•		22.7.10	

Fig. 3 Memory map of special function register (SFR)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

INTERRUPTS

Interrupts can be caused by 12 different sources consisting of 3 external, 7 internal, 1 software, and reset.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector addresses and priority

Interrupt sources	Priority	Vector addresses	Remarks
Reset	1	FFFF16, FFFE16	Non-maskable
CRT interrupt	2	FFFD16, FFFC16	
INT2 interrupt	3	FFFB16, FFFA16	Active edge selectable
INT1 interrupt	4	FFF916, FFF816	Active edge selectable
Timer 4 interrupt	5	FFF516, FFF416	
f(XIN)/4096 interrupt	6	FFF316, FFF216	
VSYNC interrupt	7	FFF116, FFF016	Active edge selectable
Timer 3 interrupt	8	FFEF16, FFEE16	
Timer 2 interrupt	9	FFED16, FFEC16	
Timer 1 interrupt	10	FFEB16, FFEA16	
Serial I/O interrupt	11	FFE916, FFE816	
BRK instruction interrupt	12	FFDF16, FFDE16	Non-maskable software interrupt






Fig. 4 Structure of interrupt-related registers




Fig. 5 Interrupt control



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

TIMERS

The M37210M3-XXXSP has 4 timers: timer 1, timer 2, timer 3 and timer 4. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 7.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. The value is set to a timer at the same time by writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4).

The count value is decremented by 1. The timer interrupt request bit is set to "1" by an timer overflow at the next count pulse after the count value reaches "0016."

(1) Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/4096

The count source of timer 1 is selected by setting bit 0 of the timer 12 mode register (address 00F416).

Timer 1 interrupt request occurs at timer 1 overflow.

(2) Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16
- Timer 1 overflow signal
- External clock from the P32/TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of the timer 12 mode register (address 00F416). When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

(3) Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16
- External clock from the P33/TIM3 pin and the HSYNC pin

The count source of timer 3 is selected by setting bits 5 and 0 of the timer 34 mode register (address 00F516).

Timer 3 interrupt request occurs at timer 3 overflow.

(4) Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/2
- Timer 3 overflow signal

The count source of timer 3 is selected by setting bits 4 and 1 of the timer 34 mode register 2 (address 00F516). When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN)/16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow at these state, the internal clock is connected .

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN)16 is not selected as the timer 3 count source. So

set bit 0 of the timer 34 mode register (address 00F516) to "0" before the execution of the STP instruction (f(XIN)16 is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow at these state, the internal clock is connected .

Because of this, the program starts with stable clock.

The structure of timer-related registers is shown in Figure 6.




Fig. 6 Structure of timer-related registers






Fig. 7 Timer block diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

SERIAL I/O

M37210M3-XXXSP has a serial I/O.

A block diagram of the serial I/O is shown in Figure 8.

Synchronous input/output clock (SCLK), and the serial I/O pins (SOUT, SIN) are used as port P4. The serial I/O mode registers (address 00DC16) are 8-bit registers. Bits 0, 1 and 2 of these registers are used to select a synchronous clock source.

Bit 3 decides whether parts of P4 will be used as a serial I/O or not. To use P42 as a serial input, set the directional register bit which corresponds to P42 to "0". For more information on the directional register, refer to the I/O pin section.

The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock




Fig. 8 Serial I/O block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to SOUT. During the rising edge of this clock, data can be input from SIN and the data in the serial I/O register will be shifted 1 bit. Transfer direction can be selected by bit 5 of serial I/O mode register. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External clock- If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 1MHz at a duty cycle

of 50%. The timing diagram is shown in Figure 9. When using an external clock for transfer, the external clock must be held at "H" level when the serial I/O counter is initialized. When switching between the internal clock and external clock, the switching must not be performed during transfer. Also, the serial I/O counter must be initialized after switching.

- Notes 1: On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions as SEB and CLB instructions.
 - 2: When an external clock is used as the synchronizing clock, write transmit data to the serial I/O register at "H" of the transfer clock input level.





Fig. 9 Serial I/O timing (for LSB first)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



Serial I/O common transmission/reception mode.

Write 1 to bit 6 of serial I/O mode register, and signals SIN and SOUT switch internal to be able to serial data transmission/reception.

Figure 11 shows signals on serial I/O common transmission/reception mode.

Note: Receive the serial data after writing "FF16" to the serial I/O register.

Fig. 10 Structure of serial I/O mode register




Fig. 11 Signals on serial I/O common transmission/reception mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

PWM OUTPUT CIRCUIT

(1) Introduction

The M37210M3-XXXSP/FP and M37210M4-XXXSP are equipped with one 14-bit PWM (DA) and eight 6-bit PWMs (PWM0-PWM7), and the M37211M2-XXXSP is equipped with six 6-bit PWMs (PWM0-PWM5). The 14-bit resolution gives DA the minimum resolution bit width of 500ns (for f(XIN) = 4MHz) and a repeat period of 8192 μ s. PWM0-PWM7 have a 6-bit resolution with minimum resolution bit width of 16 μ s and repeat period of 1024 μ s.

Block diagram of the PWM is shown in Figure 16.

The PWM timing generator section applies individual control signals to DA and PWM0-7 using clock input XIN divided by 2 as a reference signal.

(2) Data Setting

The output pins PWM0-3 are in common with port P6 and PWM4-7 are in common with port P00-P03.

For PWM output, each PWM output selection bit (bit 1 to 7 of PWM output control register 1, bit 0, 1 of PWM output control register 2, should be set. When DA is used for output, first set the higher 8-bit of the DA-H register (address 00CE16), then the lower 6-bit of the DA-L register (address 00CF16).

When one of the PWM0-7 is used for output, set the 6-bit in the PWM0-7 register (address 00D016 to 00D416, 00F616 to 00F816), respectively.

(3) Transferring Data from Registers to PWM Circuit

The data written to the PWM registers. 8 bits of the DA-H register is transferred to 14-bit PWM circuit when writing to lower 6 bits of the DA-L register.

(4) Operation of the 6-bit PWMs

The timing diagram of the eight 6-bit PWMs (PWM0-7) is shown in Figure 13. One period (T) is composed of 64 (26) segments. There are six different pulse types configured from bits 0 to 5 representing the significance of each bit. These are output

within one period in the circuit internal section. Refer to Figure 13 (a).

Six different pulses can be output from the PWM.

These can be selected by bits 0 through 5. Depending on the content of the 6-bit PWM latch, pulses from 5 to 0 are selected. The PWM output is the difference of the sum of each of these pulses. Several examples are shown in Figure 13 (b). Changes in the contents of the PWM latch allows the selection of 64 lengths of high-level area outputs varying from 0/64 to 63/64. A length of entirely high-level output cannot be output, i.e. 64/64.

(5) 14-bit PWM Operation

The output example of the 14-bit PWM is shown in Figure 14. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length DH times τ is output every short area of t = 256 τ =128 μ s as determined by data DH of the higher 8 bits.

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ . As a result, the short-area period t (= 128 μ s, approx. 7.8 kHz) becomes an approximately repetitive period.

(6) Output after Reset

At reset the output of port P6 is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

Table 2. Relation between the low-order 6 bits of data and high-level area increase space

6 low-order bits of data	Area longer by τ than that of other tm (m = 0 to 63)
0 0 0 0 0 LSB	Nothing
000001	m = 32
000010	m = 16, 48
000100	m = 8, 24, 40, 56
001000	m = 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m = 1, 3, 5, 7, 57, 59, 61, 63






Fig. 12 PWM block diagram




Fig. 13 6-bit PWM timing






Fig. 14 14-bit PWM output example (f (XIN) = 4MHz)




Fig.15 Structure of PWM output control registers 1 and 2



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

A-D COMPARATOR

Block diagram of A-D comparator is shown in Figure 18. A-D comparator consists of 5-bit D-A converter and comparator. The A-D control register can generate 1/64 Vcc-step internal analog voltage based on the settings of bits 0 to 4.

Table 3 gives the relation between the descriptions of A-D control register bits 0 to 4 and the generated internal analog voltage. The comparison result of the analog input voltage and the internal analog voltage is stored in the A-D control register, bit 5.

After selection of an analog input pin by bits 0-2 of A-D mode register (address 00EE16), the digital value corresponding to the internal analog voltage to be compared is then written in the A-D control register, bit 0 to 3 and an analog input pin is selected. After 16 machine cycle, the voltage comparison is completed.




Table 3. Relationship between the contents of A-D control register and reference voltage

A-D control register				Deference voltage \/ref	
Bit4	Bit 3	Bit 2	Bit 1	Bit 0	Reference voltage Vref
0	0	0	0	0	1/64 Vcc
0	0	0	0	1	3/64 Vcc
0	0	0	1	0	5/64 Vcc
1	1	1	0	1	27/64 Vcc
1	1	1	1	0	29/64 Vcc
1	1	1	1	1	31/64 Vcc




Fig. 17 Structure of A-D mode register




Fig. 18 A-D comparator block diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

CRT DISPLAY FUNCTIONS

(1) Outline of CRT Display Functions

Table 4 outlines the CRT display functions of the M37210M3-XXXSP. The M37210M3-XXXSP incorporates a 18 columns X 2 lines CRT display control circuit. CRT display is controlled by the CRT display control register.

Up to 96 kinds of characters can be displayed, and colors can be specified for each character. Four colors can be displayed on one screen. A combination of up to 7 colors can be obtained by using each output signal (R, G and B).

Characters are displayed in a 12 \times 16 dot configuration to obtain smooth character patterns (refer to Figure 19).

The following shows the procedure how to display characters on the CRT screen.

Table 4. Outline of CRT display functions

	, , , , , , , , , , , , , , , , , , ,				
Parameter		Functions			
Number of display character		18 characters X 2 lines			
Character configuration		12 X 16 dots (refer to Figure 19)			
Kinds of character		96			
Charac	cter size	3 kinds			
Color	Kinds of color	1 screen : 4 kinds			
Coloring unit		A character			
Display	y expansion	Possible (multiline display)			
Raster coloring		Possible (maximum 7 kinds)			




Fig. 19 CRT display character configuration

- ① Set the character to be displayed in display RAM.
- ② Set the display color by using the color register.
- Specify the color register in which the display color is set by using the display RAM.
- Specify the vertical position and character size by using the vertical position register and the character size register.
- Specify the horizontal position by using the horizontal position register.
- Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the CRT starts operation according to the input of the VSYNC signal.

The CRT display circuit has an extended display mode.

This mode allows multiple lines (more than 3 lines) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 21 shows a block diagram of the CRT display control circuit. Figure 20 shows the structure of the CRT display control register.




Fig. 20 Structure of CRT control register






Fig. 21 Block diagram of CRT display control circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(2) Display Position

The display positions of characters are specified in units called a "block". There are two blocks, block 1 and block 2.

Up to 18 characters can be displayed in one block (refer to (4) Memory for Display).

The display position of each block in both horizontal and vertical directions can be set by software.

The horizontal direction is common to all blocks, and is selected from 64-step display positions in units of 4Tc (Tc = oscillating cycle for display).

The display position in the vertical direction is selected from 128-step display positions for each block in units of four scanning lines.

Block 2 is displayed after the display of block 1 perfectly (fig. 24(a)). Then if the display of block 2 starts during the display of block 1, only block 1 is displayed. As same, when multiline display, block 1 is displayed after the display of block 2 perfectly (fig. 24(b)).

The vertical position can be specified from 128-step positions (four scanning lines per step) for each block by setting values 0016 to 7F16 to bits 0 to 6 in the vertical position register (addresses 00E116 and 00E215). Figure 22 shows the structure of the vertical position register.




Fig. 22 Structure of vertical position registers

The horizontal direction is common to all blocks, and can be specified from 64-step display positions (4Tc per step (Tc = oscillating cycle for display) by setting values 0016 to 3F16 to bits 0 to 5 in the horizontal position register (address 00E016). Figure 23 shows the structure of the horizontal position register.




Fig. 23 Structure of horizontal position register






Fig. 24 Display position

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(3) Character Size

The size of characters to be displayed can be selected from three sizes for each block. Use the character size register (address 00E416) to set a character size. The character size in block 1 can be specified by using bits 0 and 1 in the character size register; the character size in block 2 can be specified by using bits 2 and 3. Figure 25 shows the structure of the character size register.

The character size can be selected from three sizes: small size, medium size and large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the cycle of display oscillation (= Tc) in the width (horizontal) direction. The small size consists of [one scanning line] \times [1 Tc]; the medium size consists of [two scanning lines] \times [2 Tc]; and the large size consists of [three scanning lines] \times [3 Tc].

Table 5 shows the relationship between the set values in the character size register and the character sizes.




Fig. 25 Structure of character size register

Table 5. The relationship between the set values of the character size register and the character sizes

Set values of the character size register		Character	Width (horizontal) direction	Height (vertical) direction
CSn1	CSn ₀	size	Tc : oscillating cycle for display	scanning lines
0	0	Minimum	1 Tc	1
0	1	Medium	2Tc	2
1	0	Large	3Tc	3
1	1	This is not available		

Note: The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal display start position is common to all blocks even when the character size varies with each block (refer to Figure 26).



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(4) Memory for Display

There are two types of memory for display: ROM of CRT display (addresses 300016 to 35FF16, 380016 to 3DFF16) used to store character dot data (masked) and display RAM (addresses 200016 to 20B116) used to specify the colors of characters to be displayed. The following describes each type of display memory.

ROM for display (addresses 300016 to 35FF16 and 380016 to 3DFF16)

The CRT display ROM contains dot pattern data for characters to be displayed. For characters stored in this ROM to be actually displayed, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the CRT display ROM) into the CRT display RAM.




Fig. 26 Display start position of each character size (horizontal direction)

The CRT display ROM has a capacity of 3K bytes. Because 32 bytes are required for one character data, the ROM can contain up to 96 kinds of characters.

The CRT display ROM space is broadly divided into two areas. The [vertical 16 dots] \times [horizontal (left side) 8 dots] data of display characters are stored in addresses 300016 to 35FF16; the [vertical 16 dots] \times [horizontal (right side) 4 dots] data of display characters are stored in addresses 380016 to 3DFF16 (refer to Figure 27). Note however that the four upper bits in the data to be written to addresses 380016 to 3DFF16 must be set to "1" (by writing data F016 to FF16).

Table 6. Character code list

Left 8 dots lines Right 4 dots lines	Character code	Character code Contained up address of character d					
0016 to 300F16 380F16 300F16 380F16 380F16 0116 301016 to to to 301F16 381016 to to to to to 302F16 0216 302016 to to to to 302F16 382016 to to to to 303F16 0316 303016 to to to 303F16 383F16 0316 310016 390016 to to 310F16 390016 to to 310F16 1016 311016 390F16 390F16 311F16 to to to 31F16 30F16 391016 to to 32F016 to to 32F716 4F16 350016 30F16 30F16 5016 to 350F16 30D016 to to 350F16 350F16 30D016 to to 350F16 5D16 5D16 30DF16 35E016 30DF16 5E16 35E716 30F16 3DE716	Character code	Left 8 dots lines	Right 4 dots lines				
300F16 380F16 0116 301016 to to 301F16 381016 to to 301F16 0216 302016 to 382016 to to 302F16 382F16 0316 303016 to to to 303F16 to to 303F16 si si si 310016 to to to to to to 310F16 390016 to 390016 to to 310F16 1016 311016 si	0046						
0116 to 301F16 381F16 0216 302016 to 382016 to 302F16 382016 to 382F16 0316 303016 to 40 to 303F16 383F16 to 5031F16 383F16 to 503F16 : : : : 310016 to 390016 to 50 to 310F16 390F16 390F16 1116 to 50 to 5	0010						
301F16 381F16 0216 302016 to to to to 302F16 382016 to to to 382F16 0316 303016 to to to to to to 303F16 to to to 303F16 to to to 310F16 383F16 to to to 310F16 : : : : 310016 to to 310F16 390016 to to 310F16 : : : 34F016 to 302F16 391F16 to to to 34FF16 : : 34F016 to 302F16 4F16 350016 to 300F16 to to 300F16 to 300F16 : : : 35D16 3DDF16 3DDF16 5D16 3DDF16 350F16 3DDF16 5E16 35E016 3DE716 3DE716 35E016 3DE716 3DE716							
0216 to 302F16 382F16 302F16 383PF16 383016 0316 to 303F16 383F16 : : : : 310F16 390016 : : 310F16 390F16 390F16 1116 to 309F16 391F16 : : : : 34F16 3CF016 3CF016 to 4F16 34FF16 3CF716 3CFF16 5016 350F16 3D0716 : : : : : : : : 5D16 35DF16 3DD016 3DD716 . :	0116						
302F16 382F16 0316 303016 to to to to 303F16 to to 3303F16 to to 3309F16 to to 310016 to to 310F16 to to 310F16 to to 311F16 to to to 311F16 to to to 34FF16 to to 34FF16 to to 34FF16 to to 350F16 to 300F16 to 350F16 to 350F1	0240						
0316 to 303F16 383F16 : : 310016 390016 1016 to 390F16 311016 391016 1116 to 391F16 : : : 34F016 3CF016 4F16 to 3CF016 to 34FF16 3CFF16 350F16 3D0F16 5D16 35DF16 3DDF16 5E16 35E016 3DE016 3DE716 3DE716	0216						
: 303F16 383F16 : 310016 390016 to 310F16 390F16 1116 311016 391016 to 311F16 391F16 : : : 34F016 3CF016 to 4F16 to 3CFF16 350016 3D016 3D0F16 : : : 35DF16 3DDF16 : 5D16 35DF16 3DDF16 5E16 35E016 3DE016 35E016 3DE716		303016	383016				
310016 390016 to 310F16 310F16 390F16 311F16 391F16 to 301F16 311F16 391F16 : : 34F016 3CF016 to 3CF16 34FF16 3CFF16 350016 3D0016 : : 35DF16 3DDF16 5D16 35DF16 35DF16 3DDF16 5E16 35E016 3DE016 35E016 3DE716							
310F16 390F16 311016 391016 to to 311F16 391F16 : : : : : : : : : : : : : : : : : : :	:	: 310016	: 390016				
311016 391016 to to 311F16 : : : : : : : : : : : : : : : : : : :	1016						
1116 to 311F16 391F16 391F16 31F16 34F016 3CF016 to 34FF16 3CFF16 5016 350016 3D0016 to 350F16 3D0F16 5D16 to 35DF16 3DD016 to 35DF16 3DDF16 5E16 35E016 3DE016 3DEF16 3DEF16 3DEF16 3DEF16		310110	3301 10				
311F16 391F16 : 37F016							
4F16 34F016 to to 34FF16 3CF016 to 3CFF16 34FF16 350016 3D0016 to to 350F16 3D0F16 : : : : 35D016 to to 35DF16 3DD016 to 3DD016 to 3DDF16 5D16 35E016 3DE016 to 3DEF16 35E716 3DE016 3DEF16							
34FF16 3CFF16 350016 3D0016 to to 350F16 3DD016 : : : : : : 135D016 3DD016 5D16 5D16 3DDF16 3DDF16 5E16 35E016 3DE016 5 5 5 3DE716 3DEF16 35E016 3DEF16 3DEF16	:		: 3CF016				
350016 3D0016 to to 350F16 3DDF16 : : : : 35D016 3DD016 to to 35DF16 3DD016 to to 35DF16 3DDF16 3DEF16 3DEF16 35EF16 3DEF16 3DEF16 3DEF16	4F16						
5016 to to 350F16 3D0F16 : : 355D016 3DD016 to 355DF16 3DDF16 5D16 355DF16 3DDF16 5E16 35E016 3DE016 to 35EF16 3DEF16 35E016 3DEF16 3DF016			33.1.13				
350F16 3D0F16 : : 35D016 3DD016 to 35DF16 3DDF16 3DDF16 3DDF16 3DDF16 3DDF16 3DE016 to 35EF16 3DEF16 3DEF16 3DEF16 3DEF16 3DEF16 3DEF16							
35D016 3DD016 to 3DDF16 35DF16 3DDF16 35E016 3DE016 to 3DEF16 35EF16 3DEF16 35E016 3DF016	5016						
5D16 to 35DF16 3DDF16 35E16 35E016 3DE016 to 35EF16 3DEF16 35E016 3DF016	:	: 35D016	: 3DD016				
35E016 3DE016 to to 35EF16 3DEF16 35E016 3DF016	5D16	to	to				
5E16 to to 3DEF16 3DEF16 3DF016		35DF 16	3DDF16				
35EF16 3DEF16 35E016 3DF016	EE						
	5⊏16						
1 h=16 to to							
35FF16 3DFF16	5F16	to 35FF16	to 3DFF16				

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

The character code used to specify a character to be displayed is determined based on the address in the CRT display ROM in which that character is stored.

Assume that data for one character is stored at addresses 3XX016 to 3XXF16 (XX denotes 0016 to 5F16) and addresses 3YY016 to 3YYF16 (YY denotes 8016 to DF16), then the character code for it is "XX16".

In other words, character code for any given character is configured with two middle digits of the four-digit (hexnotated) addresses 300016 to 35FF16 where data for that character is stored.

Table 6 lists the character codes.




Fig. 27 Display character stored area



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

2 RAM for display (address 200016 to 20B116)

The CRT display RAM is allocated at addresses 200016 to 20B116, and is divided into a display character code specifying part and display color specifying part for each block.

Table 7 shows the contents of the CRT display RAM.

When a character is to be displayed at the first character (leftmost) position in block 1, for example, it is necessary to write the character code to the seven low-order bits (bits 0 to 6) in address 200016 and the color register No. to the two low-order bits (bits 0 and 1) in address 208016. The color register No. to be written here is one of the four color registers in which the color to be displayed is set in advance. For details on color registers, refer to (5) Color Registers. The structure of the CRT display RAM is shown in Figure 27.

Table 7. The contents of the CRT display RAM

Block	Display position (from left)	Character code specification	Color specification
	1st character	200016	208016
	2nd character	200116	208116
Dlook 1	3rd character	200216	208216
Block 1	16th character	200F16	208F16
	17th character	201016	209016
	18th character	201116	209116
		201216	209216
	Not used	: 201F16	: 209F16
	1st character	202016	20A016
	2nd character	202116	20A1 ₁₆
Disale 0	3rd character	202216	20A216
Block 2	: 16th character	: 202F16	: 20AF16
	17th character	203016	20B016
	18th character	203116	20B116
Not used		203216	20B216
		: 203F16	: 20BF16






Fig. 28 Structure of the CRT display RAM

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(5) Color Registers

The color of a displayed character can be specified by setting the color to one of the four color registers (CO0 to CO3: addresses 00E616 to 00E916) and then specifying that color register with the CRT display RAM.

There are three color outputs: R, G and B. By using a combination of these outputs, it is possible to set 2^3 -1 (when no output) = 7 colors. However, because only four color registers are available, up to four colors can be displayed at one time.

R, G and B outputs are set by using bits 1 to 3 in the color register. Bit 5 is used to specify whether a character output or blank output. Figure 29 shows the structure of the color register.




Fig. 29 Structure of color registers

(6) Multiline Display

The M37210M3-XXXSP can normally display two lines on the CRT screen by displaying two blocks at different vertical positions.

In addition, it allows up to 16 lines to be displayed by using a CRT interrupt.

The CRT interrupt works in such a way that when display of one block is terminated, an interrupt request is generated.

In other words, character display for a certain block is initiated when the scanning line reaches the display position for that block (specified with vertical position register) and when the range of that block is exceeded, an interrupt is applied.

Note: A CRT interrupt does occurs at the end of display regardless of display on or off. In other words, even if a block is set to off display with the display control bit of the CRT control register (address 00EA16), a CRT interrupt request occurs (refer to Figure 30).






Fig. 30 Timing of CRT interrupt



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(7) Character Border Function

An border of a one clock (one dot) equivalent size can be added to a character to be displayed in both horizontal and vertical directions. The border is output from the OUT pin. In this case, bit 5 in the color register (contents output from the OUT pin) is nullified, and the border is output from the OUT pin instead.

Border can be specified in units of block by using the border select register (address 00E516). Table 8 shows the relationship between the values set in the border select register and the character border function. Figure 32 shows the structure of the border select register.

Table 8. The relationship between the value set in the border selection register and the character border function

Border selection register	Functions	Example of output	
MDn0	1 dilonons		
0	Ordinary	R, G, B output ——————————————————————————————————	
1	Border including character	R, G, B output OUT output	




Fig. 31 Example of border




Fig. 32 Structure of border selection register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(8) CRT Output Pin Control

CRT output pins R, G, B and OUT are respectively shared with port P52, P53, P54 and P55. When the corresponding bits in the port P5 control register (address 00CB16) are cleared to "0", the pins are set for CRT output; when the bits are set to "1", the pins function as port P5 (general- purpose output pins).

The polarities of CRT outputs (R, G, B and OUT, as well as HSYNC and VSYNC) can be specified by using the CRT port control register (address 00EC16).

Use bits 0 to 4 in the CRT port control register to set the output polarities of HSYNC, VSYNC, R/G/B and OUT. When these bits are cleared to "0", a positive polarity is selected; when the bits are set to "1", a negative polarity is selected.

Bits 5 to 7 in the CRT port control register are used to specify pin by pin whether normal video signals or R-MUTE, G-MUTE, and B-MUTE signals are output from each pin (R, G, B). When set for R-MUTE, G-MUTE, and B-MUTE outputs, the whole background colors of the screen become red, green, and blue.

Figure 33 shows the structure of the CRT port control register.




Fig. 33 Structure of CRT port control register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

INTERRUPT INTERVAL DETERMINATION FUNCTION

The M37210M3-XXXSP incorporates an interrupt interval determination circuit. This interrupt interval determination circuit has an 8-bit binary up counter as shown in Figure 34.

Using this counter, it determines an interval or a pulse width on the INT1 or INT2 (refer to Figure 36).

The following describes how the interrupt interval is determined.

- 1. The interrupt input to be determined (INT1 input or INT2 input) is selected by using bit 2 in the interrupt interval determination control register (address 00D8₁₆). When this bit is cleared to "0", the INT1 input is selected; when the bit is set to "1", the INT2 input is selected.
- 2. When the INT1 input is to be determined, the polarity is selected by using bit 3 of the interrupt interval determination control register; when the INT2 input is to be determined, the polarity is selected by using bit 4 of the interrupt interval determination control register.
 - When the relevant bit is cleared to "0", determination is made of the interval of a positive polarity (rising transition); when the bit is set to "1", determination is made of the interval of a negative po-

larity (falling transition).

- 3. The reference clock is selected by using bit 1 of the interrupt interval determination control register. When the bit is cleared to "0", a $64\mu s$ clock is selected; when the bit is set to "1", a $32\mu s$ clock is selected (based on an oscillation frequency of 4MHz in either case).
- 4. Simultaneously when the input pulse of the specified polarity (rising or falling transition) occurs on the INT1 pin (or INT2 pin), the 8-bit binary up counter starts counting up with the selected reference clock (64μs or 32μs).
- 5. Simultaneously with the next input pulse, the value of the 8-bit binary up counter is loaded into the determination register (address 00D716) and the counter is immediately reset (0016). The reference clock is input in succession even after the counter is reset, and the counter restarts counting up from "0016".
- 6. When count value "FE16" is reached, the 8-bit binary up counter stops counting. Then, simultaneously when the next reference clock is input, the counter sets value "FF16" to the determination register.




Fig. 34 Block diagram of interrupt interval determination circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 35 Structure of interrupt space distinguish control register




Fig. 36 Interrupt space distinguish control register setting value and the measuring interval



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

RESET CIRCUIT

The M37210M3-XXXSP is reset according to the sequence shown in Figure 39. It starts the program from the address formed by using the content of address FFFF1 6 as the high order address and the content of the address FFFE16 as the low order address, when the RESET pin is held at "L" level for no less than $2\mu s$ while the power voltage is 5V \pm 10% and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 37.

An example of the reset circuit is shown in Figure 38. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.




Fig. 38 Example of reset circuit




Fig. 37 Internal state at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 39 Reset sequence



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open-drain output. As shown in the memory map (Figure 3), port P0 can be accessed at zero page memory address 00C016.

Port P0 has a directional register (address 00C116) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down.

Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Ports P00-P03 are in common with 6-bit PWM outputs PWM4-PWM7. For the M37211M2, ports P00 and P01 are in common with 6-bit PWM outputs PWM4 and PWM5.

(2) Port P1

Port P1 has basically the same function as port P0 except the output structure is CMOS output. But, pins P15-P17 are input ports and in common with analog input pins A-D1-A-D3.

(3) Port P2

Port P2 has basically the same function as port P1.

(4) Port P3

Port P3 are a 2-bit I/O port and a 4-bit input port with function similar to port P2, but the output structure of P30, P31 is CMOS output.

P32, P33 are in common with the external clock input pins of timer 2 and 3.

P34, P35 are in common with the external interrupt input pins INT1, INT2 and P35 with the analog input pin of A-D comparator A-D4

(5) Port P4

Port P4 are a 2-bit I/O port and a 1-bit input port with function similar to port P2, but the output structure is N-channel opendrain output.

When a serial I/O function is selected, P40-P42 are in common with pins SOUT, SCLK and SIN.

(6) OSC1, OSC2 pins

Clock input/output pins for CRT display function.

(7) HSYNC, VSYNC pins

HSYNC is a horizontal synchronizing signal input pin for CRT display.

VSYNC is a vertical synchronizing signal input pin for CRT display.

(8) R, G, B, OUT pins

This is an 4-bit output pin for CRT display and in common with P52-P55.

(9) Port P6

Port P6 is an 4-bit output port with function similar to port P0, but the output structure is N-channel opendrain output.

This port is in common with 6-bit PWM output pin PWM0-PWM3.

(10) D-A pin

This is a 14-bit PWM output pin.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 40 I/O pin block diagram (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 41 I/O pin block diagram (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuit is shown in Figure 44.

When the STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, timers 3 and 4 are connected in hardware and "FF16" is set in the timer 3, "0716" is set in the timer 4. Select f(XIN)/16 as the timer 3 count source (set bit 0 of the timer 34 mode register to "0" before the execution of the STP instruction). And besides, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction.

The oscillator is restarted when an external interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer 4 overflows

This is because the oscillator needs a set-up period if a ceramic resonator or a quartz-crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted (Note). Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait state, set the interrupt enable bit to "1" before executing the STP or the WIT instruction.

Note: In the wait mode, the following interrupts are invalid.

- (1) VSYNC interrupt
- (2) CRT interrupt
- (3) Timer 2 interrupt using P32/TIM2 pin input as count source
- (4) Timer 3 interrupt using P33/TIM3 pin input as count source
- (5) Timer 4 interrupt using f(XIN)/2 as count source

The circuit example using a ceramic resonator (or a quartz crystal oscillator) is shown in Figure 42.

Use the circuit constants in accordance with the resonator manufacture's recommended values.

The example of external clock usage is shown in Figure 43 XIN is the input, and XouT is open.





Fig. 42 Ceramic resonator circuit example






Fig. 44 Clock generating circuit block diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

PROGRAMMING NOTES

- (1) The divide ratio of the timer is 1/(n + 1).
- (2) Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (indecimal operation mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) An NOP instruction is needed immediately after the execution of a PLP instruction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor ($\approx 0.1 \mu F$) directly between the Vcc pin and Vss pin using a thick wire

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production.

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (28-pin DIP type 27256, three identical copies)

PROM Programming Method

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37210E4SP	PCA4754
M37210E4FP	PCA4756

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 45 is recommended to verify programming.




Fig. 45 Programming and testing of One Time PROM version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		- 0.3 to 6	V
Vı	Input voltage CNVss		- 0.3 to 6	V
VI	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P35, P40 – P42, HSYNC, VSYNC, RESET, OSC1, XIN	All voltages are based on Vss. Output transistors are	- 0.3 to Vcc + 0.3	V
Vo	Output voltage P10 – P14, P20 – P27, P30, P31, P40, P41, R, G, B, OUT, D-A, XOUT, OSC2	cut off.	- 0.3 to Vcc + 0.3	V
Vo	Output voltage P60 – P63, P00 – P07		- 0.3 to 13	V
Іон	"H" average output current R, G, B, OUT, P10 – P14, P20 – P23, P30, P31, D-A		0 to 1 (Note 1)	mA
lOL1	"L" average output current R, G, B, OUT, P10 – P14, P20 – P23, P30, P31, P40, P41 D-A		0 to 2 (Note 2)	mA
lOL2	"L" average output current P60 - P63, P00 - P07		0 to 1 (Note 2)	mA
IOL3	"L" average output current P24 – P27		0 to 10 (Note 3)	mA
Pd	Power dissipation	Ta = 25°C	550	mW
Topr	Operating temperature		- 10 to 70	°C
Tstg	Storage temperature		- 40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5V ± 10%, Ta = -10 to 70°C unless otherwise noted)

Cumbal	Doromotor		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage (Note 4)	4.5	5.0	5.5	V
Vss	Power source voltage	0	0	0	V
VIH	"H" input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P35, P40 – P42, HSYNC, VSYNC, RESET, XIN, OSC1, TIM2, TIM3, INT1, INT2, SIN, SCLK	0.8Vcc		Vcc	V
VIL	"L" input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P35, P40 – P42	0		0.4Vcc	V
VIL	"L" input voltage TIM2, TIM3, INT1, INT2, SIN, SCLK, HSYNC, VSYNC, RESET, XIN, OSC1	0		0.2Vcc	٧
Іон	"H" average output current (Note 1) R, G, B, OUT, P10 – P14, P20 – P27, P30, P31, D-A			1	mA
lOL1	"L" average output current (Note 2) R, G, B, OUT, P10 – P14, P20 – P23, P30, P31, P40, P41, D-A			2	mA
IOL2	"L" average output current (Note 2) P60 – P63, P00 – P07			1	mA
IOL3	"L" average output current (Note 3) P24 – P27			10	mA
fCPU	Oscillation frequency (for CPU operation)(Note 5)	3.6	4.0	8.1	MHz
fCRT	Oscillation frequency (for CRT display)	4.0	5.0	6.0	MHz
fhs	Input frequency TIM2, TIM3, INT1, INT2			100	kHz
fhs	Input frequency SCLK		_	1	MHz

Notes 1: The total current that flows out of the IC should be 20mA (max.).

- 2: The total of IOL1 and IOL2 should be 30mA (max.).
- 3 : The total of IOL of port P24-P27 should be 20mA (max.).
- 4: Connect 0.022µF or more capacitor externally between the Vcc Vss power source pins so as to reduce power source noise.

Also connect $0.068\mu F$ or more capacitor externally between the Vcc – CNVss pins.

 ${\bf 5}: {\sf Use \ a \ quartz\text{-}crystal \ oscillator \ or \ a \ ceramic \ resonator \ for \ CPU \ oscillation \ circuit.}$



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

ELECTRIC CHARACTERISTICS (Vcc = 5V ± 10%, Vss = 0V, Ta = -10 to 70°C, f (XIN) = 4MHz unless otherwise noted)

Symbol	Parameter	Test cond	itiono			Limits		Unit
Symbol	Faranietei	lest cond	1110115		Min.	Тур.	Max.	Offic
		Vcc = 5.5V	C R T	OFF	_	10	20	^
		f (XIN) = 4MHz		ON	_	20	40	mA
Icc	Power source current	Vcc = 5.5V	C R T	OFF	_	20	40	mA
		f (XIN) = 8MHz	Ť	ON	_	30	60	mA
		At stop mode			_	-	300	μА
Vон	"H" output voltage P10 – P14, P20 – P27, P30, P31, R, G, B, OUT, D-A	VCC = 4.5V IOH = -0.5mA			2.4			V
	"L" output voltage P10 – P14, P20 – P23, P30, P31, P40, P41, R, G, B, OUT, D-A	VCC = 4.5V IOL = 0.5mA					0.4	
VoL	"L" output voltage P60 – P63, P00 – P07	VCC = 4.5V IOL = 0.5mA					0.4	V
	"L" output voltage P24 – P27	VCC = 4.5V IOL = 10.0mA					3.0	
	Hysteresis RESET	Vcc = 5.0V				0.5	0.7	
VT +-VT-	Hysteresis (Note) HSYNC, VSYNC, TIM2, TIM3, INT1, INT2, SIN, SCLK	Vcc = 5.0V				0.5	1.3	V
lizh	"H" input leak current RESET, P00 – P07, P10 – P17, P20 – P27, P30 – P35, P40 – P42, HSYNC, VSYNC	VCC = 5.5V VI = 5.5V					5	μА
lızı	"L" input leak current RESET, P00 – P07, P10 – P17, P20 – P27, P30 – P35, P40 – P42, P60 – P63, HSYNC, VSYNC	VCC = 5.5V VI = 0V					5	μА
ЮΖН	"H" input leak current P60 – P63, P00 – P07	VCC = 5.5V VO = 12V					10	μА


Note: P32 - P35, have the hysteresis when these pins are used as interrupt input pins or timer input pins.




P4₀ - P4₂ have the hysteresis when these pins are used as serial I/O ports.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

PACKAGE OUTLINE





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-09B < 25C0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M3-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	
*	Section head signature	Supervisor signature
Receipt		
å		

** Customer Date issued Date:

1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :	☐ M37210M3-XXX	SP	L	_ M3	7210N	//3-XXXFP
Checksum code	for entire EPROM					(hexadecimal notation

EPROM type (indicate the type used)

	27256
EPROM add	dress
000016	Product name
000F ₁₆	ASCII code : 'M37210M3 -'
0001-16	/////
100016	
15FF ₁₆	Character ROM1
	/////
180016	Character ROM2
1DFF ₁₆	Character (COM2
500016	/////
500016	
	ROM (12K bytes)
7FFF16	

- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicates the product name of "M37210M3-" to addresses 000016 to 000F16.

2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M37210M3-XXXSP; 64P6N for M37210M3-XXXFP) and attach to the mask ROM confirmation form.

3. Comments

(1/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-09B < 25C0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M3-XXXSP/FP MITSUBISHI ELECTRIC

Writing the product name and character ROM data onto EPROMs

Addresses 000016 to 000F16 store the product name, and addresses 100016 to 15FF16 and addresses 180016 to 1DFF16 store the character pattern.

If the name of the product contained in the EPROMs does not match the name on the mask ROM confirmation form, the ROM processing is disabled. Write the data correctly.

 Inputting the name of the product with the ASCII code ASCII codes 'M37210M3-' are listed on the right.
 The addresses and data are in hexadecimal notation.

Address		Address	
000016	'M' = 4 D 16	000816	'-' = 2 D ₁₆
000116	'3' = 3 3 ₁₆	000916	F F ₁₆
000216	'7' = 3 7 ₁₆	000A ₁₆	F F ₁₆
000316	'2' = 3 2 ₁₆	000B ₁₆	FF 16
000416	'1' = 3 1 ₁₆	000C ₁₆	F F ₁₆
000516	'0' = 3 0 16	000D ₁₆	F F ₁₆
000616	'M' = 4 D ₁₆	000E16	FF 16
000716	'3' = 3 3 ₁₆	000F ₁₆	FF 16

Inputting the character ROM
 Input the character ROM data by dividing it into character ROM1 and character ROM2. For the character ROM data, see the next page and on.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-09B < 25C0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M3-XXXSP/FP MITSUBISHI ELECTRIC

The structure of character ROM (divided of 12X16 dots font)

Example	Character code "1A ₁₆ "	Character ROM1	Character ROM2	
Example 11A0 ₁₆ to 11AF ₁₆		4	Example 19A0 ₁₆ to 19AF ₁₆	F016 F016 F016 F016 F016 F016 F016 F816 F816 F416 F416 F416 F016 F016

(3/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-10B < 25B0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M4-XXXSP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	
±	Section head signature	Supervisor signature
Receipt		
8		

Note: Please fill in all items marked * Submitted by Supervisor TEL Company Issuance signature name) (Customer Date Date: issued

1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

> Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)



- (1) Set "FF16" in the shaded area.
- Write the ASCII codes that indicates the product name of "M37210M4-" to addresses 000016 to 000F16.

* 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M37210M4-XXXSP) and attach to the mask ROM confirmation form.

3. Comments

(1/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-10B < 25B0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M4-XXXSP MITSUBISHI ELECTRIC

Writing the product name and character ROM data onto EPROMs

Addresses 000016 to 000F16 store the product name, and addresses 100016 to 15FF16 and addresses 180016 to 1DFF16 store the character pattern.

If the name of the product contained in the EPROMs does not match the name on the mask ROM confirmation form, the ROM processing is disabled. Write the data correctly.

 Inputting the name of the product with the ASCII code ASCII codes 'M37210M4-' are listed on the right.
 The addresses and data are in hexadecimal notation.

ddress		Address	
000016	'M' = 4 D 16	000816	'-' = 2 D ₁₆
000116	'3' = 3 3 ₁₆	000916	F F ₁₆
000216	'7' = 3 7 ₁₆	000A ₁₆	F F ₁₆
000316	'2' = 3 2 ₁₆	000B ₁₆	F F 16
000416	'1' = 3 1 ₁₆	000C16	F F ₁₆
000516	'0' = 3 0 16	000D16	F F ₁₆
000616	'M' = 4 D ₁₆	000E16	FF 16
000716	'4' = 3 4 ₁₆	000F ₁₆	F F ₁₆

Inputting the character ROM Input the character ROM data by dividing it into character ROM1 and character ROM2. For the character ROM data, see the next page and on.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-10B < 25B0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37210M4-XXXSP MITSUBISHI ELECTRIC

The structure of character ROM (divided of 12X16 dots font)

Example					
	Character code				
	"1A ₁₆ "				
		Character ROM1	Charact ROM2	er •	
		ROWI	KOWIZ	2	
		4		1	
	be be be be be				ha ha ha ha ha ha ha ha
Example 11A	0	b ₂ b ₁ b ₀	Example	19A0 ₁₆	b7 b6 b5 b4 b3 b2 b1 b0
to	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	b2 b1 b0	Example	19A0 ₁₆	0 F016
	0	b2 b1 b0	Example	19A0 ₁₆ to	0 F016 1 F016
to	0	b2 b1 b0 0016 0416 0416	Example	19A0 ₁₆ to 19AF ₁₆	0 F016 1 F016 2 F016
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0 F016 1 F016 2 F016 3 F016
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0 F016 1 F016 2 F016 3 F016
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0 0016 0416 0416 0A16 0A16 1116 1116 1116 2016 2016	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0 0016 0416 0416 0A16 0A16 1116 1116 1116 2016 2016 4016	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0 0016 0416 0416 0A16 1116 1116 2016 2016 3F16 4016	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0 0016 0416 0416 0A16 1116 1116 2016 2016 4016 4016	Example	19A0 ₁₆ to 19AF ₁₆	0
to	0	b2 b1 b0 0016 0416 0416 0A16 1116 1116 2016 2016 3F16 4016	Example	19A0 ₁₆ to 19AF ₁₆	0

(3/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-11B < 25B1 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37211M2-XXXSP MITSUBISHI ELECTRIC

Mask R	OM number				
	Date :				
*	Section head signature	Supervisor signature			
Receipt					
- &					

** Customer Date issued Date:

1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM			(hexadecimal notation

EPROM type (indicate the type used)



- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicates the product name of "M37211M2-" to addresses 000016 to 000F16.

2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M37211M2-XXXSP) and attach to the mask ROM confirmation form.

3. Note

- (1) Set the stack page selection bit to "0", because this bit is set to "1" after reset but the internal RAM is located at 0 page only.
- (2) Both P02 pin (9th pin) and P03 pin (10th pin) are not used as PWM output pins.

4. Comments

(1/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-11B< 25B1 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37211M2-XXXSP MITSUBISHI ELECTRIC

Writing the product name and character ROM data onto EPROMs

Addresses 000016 to 000F16 store the product name, and addresses 100016 to 15FF16 and addresses 180016 to 1DFF16 store the character pattern.

If the name of the product contained in the EPROMs does not match the name on the mask ROM confirmation form, the ROM processing is disabled. Write the data correctly.

 Inputting the name of the product with the ASCII code ASCII codes 'M37211M2-' are listed on the right.
 The addresses and data are in hexadecimal notation.

Address		Address	
000016	'M' = 4 D ₁₆	000816	'-' = 2 D ₁₆
000116	'3' = 3 3 ₁₆	000916	F F ₁₆
000216	'7' = 3 7 ₁₆	000A ₁₆	F F ₁₆
000316	'2' = 3 2 ₁₆	000B ₁₆	F F 16
000416	'1' = 3 1 ₁₆	000C16	F F ₁₆
000516	'1' = 3 1 ₁₆	000D ₁₆	F F ₁₆
000616	'M' = 4 D 16	000E16	FF 16
000716	'2' = 3 2 ₁₆	000F ₁₆	F F ₁₆

Inputting the character ROM
 Input the character ROM data by dividing it into character ROM1 and character ROM2. For the character ROM data, see the next page and on.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH06-11B < 25B1 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37211M2-XXXSP MITSUBISHI ELECTRIC

The structure of character ROM (divided of 12 X16 dots font)

Example				1	
Example	Character code "1A ₁₆ "				
	b7 b6 b5 b4 b3	Character ROM1	Charace ROM	7	b7 b6 b5 b4 b3 b2 b1 b0
Example 11A0 ₁₆ to 11AF ₁₆	0	0016 0416 0416 0416 0A16 0A16 1116 1116 2016 2016 3F16 4016 4016	Example	19A0 ₁₆ to 19AF ₁₆	For the second s

(3/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

52P4B (52-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark
Mitsubishi lot number (6-digit or 7-digit) ————Mitsubishi IC catalog name
B. Customer's Parts Number + Mitsubishi Catalog Name
Customer's parts number Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi lot number (6-digit or 7-digit) Note1: The mark field should be written right aligned. 2: The fonts and size of characters are standard Mitsubishi type. 3: Customer's parts number can be up to 18 characters: Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.
C. Special Mark Required
Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit)
are always marked.2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted. Special logo required



The standard Mitsubishi font is used for all characters except for a logo.


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

64P6N-A (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.


Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 10 characters:

Only $0\sim9$, $A\sim Z$, +, -, /, (,), &, \bigcirc , . (period), and , (comma) are usable.

Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type. (The character size became smaller than A (standard Mitsubishi mark) type)
- C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be sub-mitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

MITSUBISHI DATA BOOK SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.3

Sep. First Edition 1996 H-DF319-B

Editioned by Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

REVISION DESCRIPTION LIST

Rev. No.	Revision Description	Rev. date
1.0	First Edition	9708
2.0	Information about copyright note, revision number, release date added (last page).	971130