# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

# MITSUBISHI MICROCOMPUTERS 3825 Group 

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 3825 group is the 8 -bit microcomputer based on the 740 family core technology.
The 3825 group has the LCD drive control circuit, an 8-channel AD converter, and a Serial I/O as additional functions.
The various microcomputers in the 3825 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.
For details on availability of microcomputers in the 3825 Group, refer the section on group expansion.

## FEATURES

- Basic machine-language instructions 71
- The minimum instruction execution time $0.5 \mu \mathrm{~s}$
(at 8 MHz oscillation frequency)
- Memory size

ROM
4 K to 60 K bytes
RAM
192 to 2048 bytes

- Programmable input/output ports 43
- Software pull-up/pull-down resistors (Ports P0-P8)
- Interrupts 17 sources, 16 vectors (includes key input interrupt)
- Timers $\qquad$ 8 -bit $\times 3,16$-bit $\times 2$
- Serial I/O $\qquad$ 8-bit $\times 1$ (UART or Clock-synchronized)
- A-D converter
- LCD drive control circuit

Bias 1/2, 1/3
Duty $1 / 2,1 / 3,1 / 4$
Common output 4
$\qquad$

- 2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage In high-speed mode 4.0 to 5.5 V

In middle-speed mode
2.5 to 5.5 V
( M version: 2.2 to 5.5 V )
(Extended operating temperature version: 3.0 to 5.5 V ) In low-speed mode
2.5 to 5.5 V
( M version: 2.2 to 5.5 V )
(Extended operating temperature version: 3.0 to 5.5 V )

- Power dissipation

In high-speed mode
32 mW
(at 8 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode.
$.45 \mu \mathrm{~W}$
(at 32 kHz oscillation frequency, at 3 V power source voltage)

- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$
(Extended operating temperature version: -40 to $85^{\circ} \mathrm{C}$ )


## APPLICATIONS

Camera, household appliances, consumer electronics, etc.

## PIN CONFIGURATION (TOP VIEW)



Fig. 1 Pin configuration of M38258MCMXXXFP
(The pin configuration of 100D0 is same as this.)

## PIN CONFIGURATION (TOP VIEW)



Package type : GP $\qquad$ 100P6Q-A (100-pin plastic-molded LQFP)
Package type : HP 100PFB-A (100-pin plastic-molded TQFP)

Fig. 2 Pin configuration of M38258MCMXXXGP, M38258MCMXXXHP


Fig. 3 Functional block diagram

## PIN DESCRIPTION

Table 1. Pin description (1)

| Pin | Name | Function |  |
| :---: | :---: | :---: | :---: |
|  |  |  | Function except a port function |
| Vcc, Vss | Power source | -Apply voltage of power source to Vcc, and 0 V to Vss. (For the limits of Vcc, refer to "Recommended operating conditions".) |  |
| Vref | Analog reference voltage | - Reference voltage input pin for A-D converter. |  |
| AVss | Analog power source | - GND input pin for A-D converter. <br> - Connect to Vss. |  |
| RESET | Reset input | - Reset input pin for active "L" |  |
| XIn | Clock input | - Input and output pins for the main clock generating circuit. <br> - Feedback resistor is built in between XIN pin and Xout pin. <br> - Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. <br> - If an external clock is used, connect the clock source to the Xin pin and leave the Xout pin open. <br> - This clock is used as the oscillating source of system clock. |  |
| VL1 - VL3 | LCD power source | - Input $0 \leq \mathrm{VL} 1 \leq \mathrm{VL} 2 \leq \mathrm{VL} 3 \leq \mathrm{VCC}$ voltage <br> - Input 0 - VL3 voltage to LCD |  |
| $\mathrm{C}_{1}, \mathrm{C}_{2}$ | Charge-pump capacitor pin | - External capacitor pins for a voltage multiplier (3 times) of LCD contorl. |  |
| COM0-COM3 | Common output | - LCD common output pins <br> - COM2 and COM3 are not used at $1 / 2$ duty ratio. <br> - COM3 is not used at $1 / 3$ duty ratio. |  |
| SEG0 - SEG17 | Segment output | - LCD segment output pins |  |
| $\begin{aligned} & \text { P00/SEG26 - } \\ & \text { P07/SEG33 } \end{aligned}$ | Output port P0 | - 8-bit output port <br> - CMOS 3-state output structure <br> - Pull-down control is enabled. <br> - Port output control is enabled. | - LCD segment pins |
| $\begin{aligned} & \text { P10/SEG34 - } \\ & \text { P15/SEG39 } \end{aligned}$ | Output port P1 | - 6-bit output port <br> - CMOS 3-state output structure <br> - Pull-down control is enabled. <br> - Port output control is enabled. |  |
| P16, P17 | I/O port P1 | - 2-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. |  |
| P20-P27 | I/O port P2 | - 8-bit Input port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | - Key input (key-on wake up) interrupt input pins |
| $\begin{aligned} & \text { P30/SEG18 - } \\ & \text { P37/SEG25 } \end{aligned}$ | Output port P3 | -8-bit output port <br> - CMOS 3-state output structure <br> - Pull-down control is enabled. <br> - Port output control is enabled. | - LCD segment pins |

Table 2. Pin description (2)

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P4o/f(XIN)/ } \\ & \mathrm{f}(\mathrm{XIN}) / 2, \\ & \mathrm{P} 41 / \mathrm{f}(\mathrm{XIN}) / 5 / \\ & \mathrm{f}(\mathrm{XIN}) / 10 \end{aligned}$ | I/O port P4 | - 8-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | - Clock output pins |
| $\begin{aligned} & \text { P42/INT0, } \\ & \text { P43/INT1 } \end{aligned}$ |  |  | - Interrupt input pins |
| $\begin{aligned} & \text { P44/RxD, } \\ & \text { P45/TXD, } \\ & \text { P46/SCLK, } \\ & \text { P47/SRDY } \end{aligned}$ |  |  | - Serial I/O function pins |
| P50/INT2, P51/INT3 | I/O port P5 | - 8-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | - Interrupt input pins |
| $\begin{aligned} & \text { P52/RTP0, } \\ & \text { P53/RTP1 } \end{aligned}$ |  |  | - Real time port function pins |
| P54/CNTR0, P55/CNTR1 |  |  | - Timers X, Y functions pins |
| P56/Tout |  |  | - Timer 2 output pin |
| P57/ADT |  |  | - A-D trigger input pin |
| $\begin{aligned} & \text { P60/AN0- } \\ & \text { P67/AN7 } \end{aligned}$ | I/O port P6 | - 8-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | - A-D conversion input pins |
| P70 | Input port P7 | - 1-bit input port <br> - CMOS compatible input level |  |
| P71-P77 | I/O port P7 | -7-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. |  |
| P80/Xcout, P81/XcIN | I/O port P8 | - 2-bit I/O port <br> - CMOS compatible input level <br> - CMOS 3-state output structure <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | -Sub-clock generating circuit I/O pins (Connect a resonator. External clock cannot be used.) |

## PART NUMBERING

Product M3825 $\underline{\mathbf{8}} \underline{\mathbf{C}} \underline{\mathrm{M}} \underline{\mathrm{XXX}} \underline{\mathrm{HP}}$

Package type
FP: 100P6S-A package
HP: 100PFB-A package
GP: 100P6Q-A package
FS: 100D0 package
ROM number
Omitted in One Time PROM version shipped in blank and EPROM version.

## Normally, using hyphen

When electrical characteristic, or division of quality identification code using alphanumeric character

- : Standard

D : Extended operating temperature version
M : M version

ROM/PROM size
1:4096 bytes
$2: 8192$ bytes
$9: 36864$ bytes
$3: 12288$ bytes
A : 40960 bytes
4 : 16384 bytes
B : 45056 bytes
$5: 20480$ bytes
C : 49152 bytes
6 : 24576 bytes
D: 53248 bytes
$7: 28672$ bytes
E : 57344 bytes
8 : 32768 bytes
$F: 61440$ bytes

The first 128 bytes and the last 2 bytes of ROM are reserved areas ; they cannot be used.

## Memory type

M : Mask ROM version
E : EPROM or One Time PROM version

RAM size
$0: 192$ bytes
1:256 bytes
2:384 bytes
3:512 bytes
4:640 bytes
5 : 768 bytes
6:896 bytes
7: 1024 bytes
8:1536 bytes
9:2048 bytes

Fig. 4 Part numbering

## GROUP EXPANSION (STANDARD, ONE TIME PROM VERSION, EPROM VERSION)

Mitsubishi plans to expand the 3825 group(Standard, One Time PROM version, EPROM version) as follows.

## Memory Type

Support for mask ROM, One Time PROM, and EPROM versions.

## Memory Size

ROM size ........................................................... 16 K to 60 Kbytes
RAM size 640 to 2048 bytes

## Packages

100PFB-A
0.4 mm-pitch plastic molded TQFP

100P6Q-A 0.5 mm -pitch plastic molded LQFP 100P6S-A 0.65 mm-pitch plastic molded QFP 100D0 $\qquad$
$\qquad$ 0.65 mm -pitch ceramic LCC (EPROM version)

## Memory Expansion Plan



Fig. 5 Memory expansion plan

Currently products are listed below.
Table 3. List of products
As of Dec. 2000

| Product | ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38254M4-XXXFP | $\begin{gathered} 16384 \\ (16254) \end{gathered}$ | 640 | 100P6S-A | Mask ROM version |
| M38254M4-XXXGP |  |  | 100P6Q-A | Mask ROM version |
| M38254M6-XXXFP | $\begin{gathered} 24576 \\ (24446) \end{gathered}$ | 640 | 100P6S-A | Mask ROM version |
| M38254M6-XXXGP |  |  | 100P6Q-A | Mask ROM version |
| M38257M8-XXXFP | $\begin{gathered} 32768 \\ (32638) \end{gathered}$ | 1024 | 100P6S-A | Mask ROM version |
| M38257E8FP |  |  | 100P6S-A | One Time PROM version (blank) |
| M38257M8-XXXGP |  |  | 100P6Q-A | Mask ROM version |
| M38257E8GP |  |  | 100P6Q-A | One Time PROM version (blank) |
| M38257E8FS |  |  | 100D0 | EPROM version |
| M38259EFFP | $\begin{gathered} 61440 \\ (61310) \end{gathered}$ | 2048 | 100P6S-A | One Time PROM version (blank) |
| M38259EFHP |  |  | 100PFB-A | One Time PROM version (blank) |
| M38259EFGP |  |  | 100P6Q-A | One Time PROM version (blank) |
| M38259EFFS |  |  | 100D0 | EPROM version |

## GROUP EXPANSION <br> (EXTENDED OPERATING TEMPERATURE VERSION)

Mitsubishi plans to expand the 3825 group (Extended operating temperature version) as follows.

Memory Type
Support for mask ROM, one time PROM version.

## Memory Size

ROM size ........................................................... 16 K to 60 Kbytes

RAM size 640 to 2048 bytes

## Packages

100P6S-A .............................. 0.65 mm-pitch plastic molded QFP


Fig. 6 Memory expansion plan for extended operating temperature version

Currently products are listed below.

Table 4. List of products for extended operating temperature version
As of Dec. 2000

| Product | ROM size (bytes) <br> ROM size for User in ( $)$ | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :--- | :--- |
| M38254M4DXXXFP | 16384 <br> $(16254)$ | 640 | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M38254M6DXXXFP | 24576 <br> $(24446)$ | 640 | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M38257M8DXXXFP | 32768 <br> $(32638)$ | 1024 | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M38258MCDXXXFP | 49152 <br> $(49022)$ | 1536 | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M38259EFDFP | 61440 <br> $(61310)$ | 2048 | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | One Time PROM version (blank) |

## GROUP EXPANSION (M VERSION)

Mitsubishi plans to expand the 3825 group (M version) as follows.

## Memory Type

Support for mask ROM version.
Memory Size
ROM size ..................................................................................................................................... Kby bytes

## Packages

100PFB-A
0.4 mm-pitch plastic molded TQFP

100P6Q-A 0.5 mm -pitch plastic molded LQFP

100P6S-A 0.65 mm -pitch plastic molded QFP

## Memory Expansion Plan

ROM size (bytes)


Fig. 7 Memory expansion plan for $M$ version

Currently products are listed below.

Table 5. List of products for low power source version
As of Dec. 2000

| Product | ROM size (bytes) <br> ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38258MCMXXXFP |  |  | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M38258MCMXXXHP | 49152 <br> $(49022)$ | 1536 | $100 \mathrm{PFB}-\mathrm{A}$ | Mask ROM version |
| M38258MCMXXXGP |  |  | Mask ROM version |  |

## FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 3825 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator

## [Index Register X (X)]

The index register X is an 8 -bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

## [Index Register Y (Y)]

The index register $Y$ is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes "0016". If the stack page selection bit is " 1 ", the high-order 8 bits becomes "0116"

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 9
Store registers other than those described in Figure 9 with program when the user needs them during interrupts or subroutine calls.

## [Program Counter (PC)]

The program counter is a 16 -bit counter consisting of two 8 -bit registers PCH and PCL . It is used to indicate the address of the next instruction to be executed.


Fig. 8740 Family CPU register structure


Fig. 9 Register push and pop at interrupt generation and subroutine call

Table 6 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8 -bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V , N flags are not valid.

## -Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
-Bit 1: Zero flag (Z)
The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything othe than " 0 ".
-Bit 2: Interrupt disable flag (I)
The I flag disables all interrupts except for the interrupt generated by the BRK instruction
Interrupts are disabled when the I flag is " 1 ".
-Bit 3: Decimal mode flag (D)
The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC
-Bit 4: Break flag (B)
The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ".
-Bit 5: Index X mode flag (T)
When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.
-Bit 6: Overflow flag (V)
The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.
-Bit 7: Negative flag (N)
The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 7 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEl | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and
the internal system clock selection bit
The CPU mode register is allocated at address 003B16.


Fig. 10 Structure of CPU mode register

## MEMORY <br> Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.
The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM size <br> (bytes) | Address <br> XXXX $_{16}$ |
| :---: | :---: |
| 192 | 00FF $_{16}$ |
| 256 | $013 F_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $023 F_{16}$ |
| 640 | $02 \mathrm{BF}_{16}$ |
| 768 | $033 \mathrm{~F}_{16}$ |
| 896 | $03 \mathrm{FF}_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | $083 \mathrm{~F}_{16}$ |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 | Address <br> ZZZZ16 |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |



R
$\square$


Fig. 11 Memory map diagram

| 000016 | Port P0 (P0) | Timer X (low) (TX |
| :---: | :---: | :---: |
| 000116 |  | Timer X (high) (TXH) |
| 000216 | Port P1 (P1) | Timer Y (low) (TYL) |
| 000316 | Port P1 output control register (P1C) | Timer Y (high) (TYH) |
| 000416 | Port P2 (P2) | Timer 1 (T1) |
| 000516 | Port P2 direction register (P2D) | Timer 2 (T2) |
| 000616 | Port P3 (P3) | Timer 3 (T3) |
| 000716 |  | Timer X mode register (TXM) |
| 000816 | Port P4 (P4) | Timer Y mode register (TYM) |
| 000916 | Port P4 direction register (P4D) | Timer 123 mode register (T123M) |
| 000A16 | Port P5 (P5) | Clock output control register (TCON) |
| 000B16 | Port P5 direction register (P5D) |  |
| 000C16 | Port P6 (P6) |  |
| 000D16 | Port P6 direction register (P6D) |  |
| 000E16 | Port P7 (P7) |  |
| 000F16 | Port P7 direction register (P7D) |  |
| 001016 | Port P8 (P8) |  |
| 001116 | Port P8 direction register (P8D) |  |
| 001216 |  |  |
| 001316 |  |  |
| 001416 |  | A-D control register (ADCON) |
| 001516 |  | A-D conversion register (AD) |
| 001616 | PULL register A (PULLA) |  |
| 001716 | PULL register B (PULLB) |  |
| 001816 | Transmit/Receive buffer register(TB/RB) | Segment output enable register (SEG) |
| 001916 | Serial I/O status register (SIOSTS) | LCD mode register (LM) |
| 001A16 | Serial I/O control register (SIO1CON) | Interrupt edge selection register (INTEDGE) |
| 001B16 | UART control register (UARTCON) | CPU mode register (CPUM) |
| 001C16 | Baud rate generator (BRG) | Interrupt request register 1(IREQ1) |
| 001D16 |  | Interrupt request register 2(IREQ2) |
| 001E16 |  | Interrupt control register 1(ICON1) |
| 001F16 |  | Interrupt control register 2(ICON2) |

Fig. 12 Memory map of special function register (SFR)

## I/O PORTS

## Direction Registers

The 3825 group has 43 programmable I/O pins arranged in seven I/O ports (ports P16, P17, P2, P4-P6, P71-P77, P80 and P81). The $\mathrm{I} / \mathrm{O}$ ports have direction registers which determine the input/output direction of each individual pin. (Ports P16 and P17 are shared with bits 6 and 7 of the port P1 output control register). Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

## Port P1 Output Control Register

Bit 0 of the port P1 output control register (address 000316) enables control of the output of ports P10 to P15.
When the bit is set to " 1 ", the port output function is valid.
In this case, setting of the PULL register A to ports P10 to P15 is invalid.
When resetting, bit 0 of the port P1 output control register is set to " 0 " (the port output function is invalid.)

## Pull-up/Pull-down Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P8 except P70 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.
However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports. (except for ports P0 and P3).
Ports P0 and P3 share the port output control function with bit 0 of the PULL register A. When set to " 1 ", the port output function is invalid (Pull-down is valid).
When set to "0", the port output function is valid (Pull-down is invalid).
The PULL register A setting is invalid for pins set to segment output with the segment output enable register.

b7 b0


## 0 : Disable <br> 1 : Enable

Note: The contents of PULL register A and PULL register B do not affect ports programmed as the output port.

Fig. 13 Structure of PULL register A and PULL register B

Table 8. I/O ports functions

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00/SEG26P07/SEG33 | Port P0 | Output | CMOS 3-state output | LCD segment output | PULL register A Segment output enable register | (1) |
| $\begin{aligned} & \text { P10/SEG34- } \\ & \text { P15/SEG39 } \end{aligned}$ | Port P1 | Output | CMOS 3-state output | LCD segment output | PULL register A <br> Segment output enable register <br> Port P1 output control register | (1) |
| P16, P17 |  | Input/output, individual bits | CMOS compatible input level CMOS 3-state output |  | PULL register A | (2) |
| P20-P27 | Port P2 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | Key-on wake up interrupt input | PULL register A Interrupt control register 2 | (2) |
| $\begin{aligned} & \text { P3o/SEG18- } \\ & \text { P37/SEG25 } \end{aligned}$ | Port P3 | Output | CMOS 3-state output | LCD segment output | PULL register A <br> Segment output enable register | (1) |
| $\begin{aligned} & \hline \mathrm{P} 40 / \mathrm{f}(\mathrm{XIN}) / \\ & \mathrm{f}(\mathrm{XIN}) / 2, \\ & \mathrm{P} 41 / \mathrm{f}(\mathrm{XIN}) / 5 / \\ & \mathrm{f}(\mathrm{XIN}) / 10 \\ & \hline \end{aligned}$ | Port P4 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | Clock output | Clock output control register PULL register A | (2) |
| P42/INT0, P43/INT 1 |  |  |  | External interrupt input | PULL register A Interrupt edge selection register |  |
| P44/RxD |  |  |  | Serial I/O function I/O | PULL register A <br> Serial I/O control register Serial I/O status register UART control register | (3) |
| P54/TxD |  |  |  |  |  | (4) |
| P46/ScLK |  |  |  |  |  | (5) |
| P47/SRDY |  |  |  |  |  | (6) |
| P50/INT2, P51/INT3 | Port P5 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | External interrupt input | PULL register B Interrupt edge selection register | (2) |
| P52/RTP0, P53/RTP1 |  |  |  | Real time port function output | PULL register B Timer X mode register | (7) |
| P54/CNTR0 |  |  |  | Timer X function I/O | PULL register B Timer X mode register | (8) |
| P55/CNTR1 |  |  |  | Timer Y function input | PULL register B Timer Y mode register | (9) |
| P56/Tout |  |  |  | Timer 2 output | PULL register B Timer 123 mode register | (8) |
| P57/ADT |  |  |  | A-D trigger input | PULL register B A-D control register | (9) |
| $\begin{aligned} & \text { P60/AN0- } \\ & \text { P67/AN7 } \end{aligned}$ | Port P6 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | A-D conversion input | PULL register B A-D control register | (10) |
| P70 | Port P7 | Input | CMOS compatible input level |  |  | (11) |
| P71-P77 |  | Input/output, individual bits | CMOS compatible input level CMOS 3-state output |  | PULL register B | (12) |
| P80/Xcout | Port P8 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | Sub-clock generating circuit | PULL register A CPU mode register | (13) |
| P81/XCIN |  |  |  |  |  | (14) |
| COM0-COM3 | Common | Output | LCD common output |  | LCD mode register | (15) |
| SEG0-SEG17 | Segment | Output | LCD segment output |  |  | (16) |

Note 1: When using double-function ports as functional I/O pins, refer the method to the relevant sections.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.


Fig. 14 Port block diagram (1)


Fig. 15 Port block diagram (2)

## INTERRUPTS

Interrupts occur by seventeen sources: eight external, eight internal, and one software.

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The BRK instruction cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt.
When several interrupts occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

Table 9. Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request <br> Generating Conditions |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
|  |  | High | Low | Remarks |  |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority

## ■Notes on interrupts

When setting the followings, the interrupt request bit may be set to
"1".
-When setting external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X mode register (address 2716)
Timer Y mode register (address 2816)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: A-D control regsiter (address 3416)

When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2)Set the interrupt edge select bit or the interrupt source select bit to "1".
(3)Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed
(4)Set the corresponding interrupt enable bit to "1" (enabled)


Fig. 16 Interrupt control


Fig. 17 Structure of interrupt-related registers

## Key Input Interrupt (Key-on Wake Up)

A Key-on wake up interrupt request is generated by applying a falling edge to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from
" 1 " to " 0 ". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports $\mathrm{P} 20-\mathrm{P} 23$.


Fig. 18 Connection example when using key input interrupt and port P2 block diagram

## TIMERS

The 3825 group has five timers: timer X , timer Y , timer 1, timer 2, and timer 3. Timer $X$ and timer $Y$ are 16-bit timers, and timer 1 , timer 2, and timer 3 are 8-bit timers.
All timers are down count timers. When the timer reaches " 0016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".

Read and write operation on 16-bit timer must be performed for both high- and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.


Fig. 19 Timer block diagram

## Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

## (1) Timer mode

The timer counts $f(X I N) / 16$ (or $f(X C I N) / 16$ in low-speed mode).

## (2) Pulse output mode

Each time the timer underflows, a signal output from the CNTRo pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to output mode.

## (3) Event counter mode

The timer counts signals input through the CNTRo pin
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to input mode.

## (4) Pulse width measurement mode

The count source is $f(X I N) / 16$ (or $f(X C I N) / 16$ in low-speed mode). If CNTR0 active edge switch bit is " 0 ", the timer counts while the input signal of CNTRo pin is at " H ". If it is " 1 ", the timer counts while the input signal of CNTRo pin is at "L". When using a timer in this mode, set the corresponding port P54 direction register to input mode.

## -Timer X Write Control

If the timer X write control bit is " 0 ", when the value is written in the address of timer X , the value is loaded in the timer X and the latch at the same time.
If the timer X write control bit is " 1 ", when the value is written in the address of timer X , the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.
If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer $X$ are performed at the same timing.

## - Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, if the real time port control bit is changed from " 0 " to " 1 " after set of the real time port data, data are output independent of the timer X operation.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X . Before using this function, set the corresponding port direction registers to output mode.

## ©Note on CNTRo interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.


Fig. 20 Structure of timer X mode register

## Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

## (1) Timer mode

The timer counts $f(X I N) / 16$ (or $f(X C I N) / 16$ in low-speed mode).

## (2) Period measurement mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer $Y$ latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.
The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.
The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

## (3) Event counter mode

The timer counts signals input through the CNTR1 pin
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

## (4) Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

## ■Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.


Fig. 21 Structure of timer Y mode register

## Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8 -bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed

## -Timer 2 Write Control

If the timer 2 write control bit is " 0 ", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.
If the timer 2 write control bit is " 1 ", when the value is written in the address of timer 2 , the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

## - Timer 2 Output Control

When the timer 2 (TOUT) is output enabled, an inversion signal from pin Tout is output each time timer 2 underflows. In this case, set the port P56 shared with the port TOUT to the output mode.

## ©Note on Timer 1 to Timer 3

When the count source of timers 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3 , when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output
Therefore, set the value of timer in the order of timer 1 , timer 2 and timer 3 after the count source selection of timer 1 to 3.


Fig. 22 Structure of timer 123 mode register

## SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the mode selection bit of the serial I/O control register to "1".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 001816).


Fig. 23 Block diagram of clock synchronous serial I/O


Notes 1 : The transmit interrupt ( TI ) can be generated either when the transmit buffer register has emptied (TBE $=1$ ) or after the transmit shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O control register.
2 : If data is written to the transmit buffer register when $\mathrm{TSC}=0$, the transmit clock is generated continuously and serial data is output continuously from the TxD pin.
3 : The receive interrupt ( RI ) is set when the receive buffer full flag (RBF) becomes " 1 "

Fig. 24 Operation of clock synchronous serial I/O function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer regis-
ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.
The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 25 Block diagram of UART serial I/O


Fig. 26 Operation of UART serial I/O function

## [Transmit Buffer/Receive Buffer Register (TB/ RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is writeonly and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is " 0 ".

## [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode. The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.
All bits of the serial I/O status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to " 1 ", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

## [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register contains eight control bits for the se rial I/O function.

## [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the $\mathrm{P} 45 / \mathrm{TxD}$ pin.

## [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## ■Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronized with the transmission enalbed, take the following sequence.
(1)Set the serial I/O transmit interrupt enable bit to "0" (disabled).
(2)Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the serial I/O transmit interrupt enable bit to "1" (enabled)


Transmit shift register shift completion flag (TSC)
0 : Transmit shift in progress
1: Transmit shift completed
Overrun error flag (OE)
0 : No error
1: Overrun error
Parity error flag (PE)
0: No error
1: Parity error
Framing error flag (FE)
0 : No error
1: Framing error
Summing error flag (SE)
0 : (OE) U (PE) U (FE) =0
1: (OE) U (PE) U (FE) $=1$
Not used (returns " 1 " when read)


UART control register
(UARTCON : address 001B16)
Character length selection bit (CHAS)
0: 8 bits
1:7 bits
$\qquad$ Parity enable bit (PARE)
0 : Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0 : 1 stop bit
1:2 stop bits
P45/TxD P-channel output disable bit (POFF)
0 : CMOS output (in output mode)
1: N -channel open-drain output (in output mode)
Not used (return "1" when read)


Serial I/O control register
SIOCON : address 001A16)
BRG count source selection bit (CSS)
$0: f(X i n)$ ( $f(X$ CIN $)$ in low-speed mode)
$1: f(X$ IIN $) / 4$ ( $f\left(X_{\text {CII }}\right) / 4$ in low-speed mode)
Serial I/O synchronization clock selection bit (SCS)
0: BRG output divided by 4 when clock synchronized serial I/O is selected.
BRG output divided by 16 when UART is selected
1: External clock input when clock synchronized serial I/O is selected.
External clock input divided by 16 when UART is selected.
SRDY output enable bit (SRDY)
0 : P47 pin operates as ordinary $\mathrm{I} / \mathrm{O}$ pin
1: P47 pin operates as SRDY output pin
Transmit interrupt source selection bit (TIC)
0 : Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0 : Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0 : Receive disabled
1: Receive enabled
Serial I/O mode selection bit (SIOM)
0 : Asynchronous serial I/O (UART)
: Clock synchronous serial I/O
Serial I/O enable bit (SIOE)
0 : Serial I/O disabled
(pins P44-P47 operate as ordinary I/O pins)
1: Serial I/O enabled
(pins P44-P47 operate as serial I/O pins)

Fig. 27 Structure of serial I/O control registers

## A-D CONVERTER

The functional blocks of the A-D converter are described below.

## [A-D Conversion Register (AD)] 003516

The A-D conversion register is a read-only register that contains the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

## [A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at " 0 " during an A-D conversion, then changes to " 1 " when the A$D$ conversion is completed. Writing " 0 " to this bit starts the A-D conversion. Bit 4 controls the transistor which breaks the through current of the resistor ladder. When bit 5 , which is the AD external trigger valid bit, is set to " 1 ", this bit enables A-D conversion even by a falling edge of an ADT input. Set ports which share with ADT pins to input when using an A-D external trigger.

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVSS and VREF by 256, and outputs the divided voltages.

## Channel Selector

The channel selector selects one of the input ports P67/AN7-P60/ ANo.

## Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to " 1 ".
Note that the comparator is constructed linked to a capacitor, so set $f($ XIN $)$ to at least 500 kHz during A-D conversion.
Use the clock divided from the main clock XIN as the internal clock ф.


Fig. 28 Structure of A-D control register


Fig. 29 A-D converter block diagram

## LCD DRIVE CONTROL CIRCUIT

The 3825 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Voltage multiplier
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD
enable bit is set to "1" after data is set in the LCD mode register the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 10. Maximum number of display pixels at each duty ratio

| Duty ratio | Maximum number of display pixel |
| :---: | :--- |
| 2 | 80 dots <br> or 8 segment LCD 10 digits |
| 3 | 120 dots <br> or 8 segment LCD 15 digits |
| 4 | 160 dots <br> or 8 segment LCD 20 digits |



LCD mode register (LM : address 003916)

Duty ratio selection bits
0 : Not used
$01: 2$ duty (use COM $0, \mathrm{COM}_{1}$ )
$10: 3$ duty (use COM0-COM2)
$11: 4$ duty (use $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ )
Bias control bit
$0: 1 / 3$ bias
$1: 1 / 2$ bias
LCD enable bit
0 : LCD OFF
1: LCD ON
Voltage multiplier control bit
0 : Voltage multiplier disable
1 : Voltage multiplier enable
LCD circuit divider division ratio selection bits
0 : Clock input
01 : 2 division of Clock input
$10: 4$ division of Clock input
11:8 division of Clock input
CDCK count source selection bit (Note)
0 : f(Xcin)/32
1 : $\mathrm{f}(\mathrm{XIN}) / 8192$ ( $\mathrm{f}(\mathrm{XcIN}) / 8192$ in low-speed mode)
Note : LCDCK is a clock for a LCD timing controller

Fig. 30 Structure of segment output enable register and LCD mode register


Fig. 31 Block diagram of LCD controller/driver

## Voltage Multiplier (3 Times)

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1. (However, when using a $1 / 2$ bias, connect VL1 and VL2 and apply voltage by external resistor division.)
The voltage multiplier control bit (bit 4 of the LCD mode register) controls the voltage multiplier.
When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.
When using the voltage multiplier; after applying $1.3 \mathrm{~V} \leq$ Voltage $\leq 2.3 \mathrm{~V}$ to the VL1 pin, set the voltage multiplier control bit to " 1 " to select the voltage multiplier enable.
When not using the voltage multiplier, apply proper voltage to the LCD power input pins (VL1-VL3).

## Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 11 according to the bias value.
Select a bias value by the bias control bit (bit 2 of the LCD mode register).

## Common Pin and Duty Ratio Control

The common pins (COM0-COM3) to be used are determined by duty ratio.
Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

Table 11. Bias control and applied voltage to VL1-VL3

| Bias value | Voltage value |
| :---: | :---: |
| 1/3 bias | $\begin{aligned} & \text { VL3=VLCD } \\ & \text { VL2=2/3 VLCD } \\ & \text { VL1 }=1 / 3 \mathrm{VLCD} \end{aligned}$ |
| 1/2 bias | $\begin{aligned} & \text { VL3=VLCD } \\ & \text { VL2=VL1=1/2 VLCD } \end{aligned}$ |

Note : VLCD is the maximum value of supplied voltage for the LCD panel.

Table 12. Duty ratio control and common pins used

| Duty <br> ratio | Duty ratio selection bits |  | Common pins used |
| :---: | :---: | :---: | :--- |
|  | Bit 1 | Bit 0 |  |
| 2 | 0 | 1 | $\mathrm{COM} 0, \mathrm{COM} 1$ (Note 1) |
| 3 | 1 | 0 | $\mathrm{COM}-\mathrm{COM} 2$ (Note 2) |
| 4 | 1 | 1 | $\mathrm{COM} 0-\mathrm{COM} 3$ |

Notes 1: COM2 and COM3 are open.
2: COM 3 is open.


Fig. 32 Example of circuit at each bias

## LCD Display RAM

Address 004016 to 005316 is the designated RAM for the LCD display. When " 1 " are written to these addresses, the corresponding segments of the LCD display panel are turned on.

## LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;
$f($ LCDCK $)=\frac{\text { (frequency of count source for LCDCK) }}{\text { (divider division ratio for LCD) }}$
Frame frequency $=\frac{f(\text { LCDCK })}{\text { duty ratio }}$


Fig. 33 LCD display RAM map


Fig. 34 LCD drive waveform (1/2 bias)


Fig. 35 LCD drive waveform (1/3 bias)

## CLOCK OUTPUT FUNCTION

Input/output ports P40 and P41 can output clock. The input/output ports and clock output function are put under double function controlled by the clock output control register (address 002A16).

## Selection of Input/Output Ports and Clock Output Function

Bits 0 and 1 of the clock output control register can select between the input/output ports and the clock output function.
When selecting the clock output function, clocks are output while the direction register of ports P40 and P41 are set to output. At the next cycle of rewriting the clock output control bit, P40 is switched between the port output and the clock output. In synchronization with the fall of the clock (resulting from dividing XIN by 5) on rewriting the clock output control bit, P41 is switched between the port output and the clock output.

## Selection of Output Clock Frequency

Bit 2 (output clock frequency selection bit) of the clock output control register selects an output clock frequency.
When setting the output clock frequency selection bit to " 0 ", port P40 becomes the frequency of $f($ XIN $)$ and port P41 becomes the frequency of $\mathrm{f}(\mathrm{XIN}) / 5$.

At this time, the output pulse of port P4o depends on the XIN input pulse, while the output pulse of port P41 has duty ratio of about 40\%.
When setting the output clock frequency selection bit to "1", port P40 becomes the frequency of $f(X \operatorname{IN}) / 2$ and port P41 becomes the frequency of $f(X I N) / 10$. At this time, the output pulses of both ports P 40 and P41 have duty ratio of $50 \%$.


Fig. 36 Structure of clock output control register


Fig. 37 Clock output function block diagram

## RESET CIRCUIT

To reset the microcomputer, $\overline{R E S E T}$ pin should be held at an " L " level for $2 \mu \mathrm{~s}$ or more. Then the RESET pin is returned to an "H" level (the power source voltage should be between Vcc(min.) and 5.5 V , and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage meets VIL spec. when a power source voltage passes Vcc(min.).


Fig. 38 Example of reset circuit
(1) Port P0
(2) Port P1
(3) Port P1 output control register
(4) Port P2
(5) Port P2 direction registe
(6) Port P3
(7) Port P4
(8) Port P4 direction registe
(9) Port P5
(10) Port P5 direction register
(11) Port P6
(12) Port P6 direction register
(13) Port P7
(14) Port P7 direction register
(15) Port P8
(16) Port P8 direction register
(17) PULL register $A$
(18) PULL register B
(19) Serial I/O status register
(20) Serial I/O control register
(21) UART control register
(22) Timer X (low)
(23) Timer $X$ (high)
(24) Timer Y (low)
(25) Timer Y (high)
(26) Timer 1
(27) Timer 2
(28) Timer 3
(29) Timer X mode register
(30) Timer Y mode register
(31) Timer 123 mode register
(32) Clock output control register
(33) A-D control register
(34) Segment output enable register
(35) LCD mode register
(36) Interrupt edge selection register
(37) CPU mode register
(38) Interrupt request register 1
(39) Interrupt request register 2
(40) Interrupt control register 1
(41) Interrupt control register 2
(42) Processor status register
(43) Program counter


Note: The contents of all other registers and RAM are undefined after reset, so they must be initialized by software.
$x$ : Undefined

Fig. 39 Internal state of microcomputer immediately after reset


Fig. 40 Reset sequence

## CLOCK GENERATING CIRCUIT

The 3825 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and Xout (XcIN and XcOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and Xout since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XcIN and Xcout.
To supply a clock signal externally, input it to the XIN pin and make the Xout pin open. The sub-clock Xcin-Xcout oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.
Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins function as I/O ports

## Frequency Control

## (1) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8 .
After reset, this mode is selected.

## (2)High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (3) Low-speed mode

- The internal clock $\phi$ is half the frequency of XCIN.
- A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to " 1 ".
When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.
Note: If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power-on and at returning from stop mode. When switching the mode between middle/highspeed and low-speed, set the frequency in the condition that $f(X I N)>3 \cdot f(X C I N)$.


## Oscillation Control

## (1) Stop mode

If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to " 0116 ".
Either XIN or Xcin divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.
The bits of the timer 123 mode register except bit 4 are cleared to " 0 ". Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction.
Oscillator restarts at reset or when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

## (2) Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.


Fig. 41 Ceramic resonator circuit


Fig. 42 External clock input circuit


Note: When using the low-speed mode, set the port Xc switch bit to "1".

Fig. 43 Clock generating circuit block diagram


Notes 1: Switch the mode by the allows shown between the mode blocks. (Do not switch between the mode directly without an allow.)
2: The all modes can be switched to the stop mode or the wait mode and returned to the source mode when the stop mode or the wait mode is ended.
3: Timer and LCD operate in the wait mode
4: When the stop mode is ended, a delay of approximately 1 ms occurs automatically by timer 1 and timer 2 in middle-/high-speed mode.
5: When the stop mode is ended, a delay of approximately 0.25 s occurs automatically by timer 1 and timer 2 in low-speed mode.
6: Wait until oscillation stabilizes after oscillating the main clock Xin before the switching from the low-speed mode to middle-/highspeed mode.
7: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. f indicates the internal clock.

Fig. 44 State transitions of internal clock $\phi$

## NOTES ON PROGRAMMING <br> Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode ( $T$ ) and the decimal mode (D) flags because of their effect on calculations.

## Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to " 1 ", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative $(\mathrm{N})$, overflow $(\mathrm{V})$, and zero (Z) flags are invalid.

## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
The execution of these instructions does not change the contents of the processor status register.

## Ports

The contents of the port direction registers cannot be read.
The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1".
Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

## A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Make sure that $f(\mathrm{XIN})$ is at least 500 kHz during an A-D conversion. Do not execute the STP or WIT instruction during an A-D conversion.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The frequency of the internal clock $\phi$ is half of the XIN frequency.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.mesc.co.jp/indexe.htm).

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a generalpurpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 13. Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| 100PFB-A | PCA4738H-100A |
| 100P6Q-A | PCA4738G-100A |
| 100P6S-A | PCA4738F-100A |
| $100 D 0$ | PCA4738L-100A |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 45 is recommended to verify programming.


Caution : The screening temperature is far higher than the storage temperature. Never expose to $150^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 45 Programming and testing of One Time PROM version

## ELECTRICAL CHARACTERISTICS (Standard, One Time PROM Version)

Table 14. Absolute maximum ratings (Standard, One time PROM version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| VI | Input voltage P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, P80, P81 P50-P57, P60-P67, P80, P81 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P70-P77 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 7.0 | V |
| VI | Input voltage $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{C}_{1}, \mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| Vo | Output voltage P00-P07, P10-P15, P30-P37 | At output port | -0.3 to Vcc | V |
|  |  | At segment output | -0.3 to VL3 | V |
| Vo |  |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage VL3 |  | -0.3 to 7.0 | V |
| Vo | Output voltage VL2, SEG0-SEG17 |  | -0.3 to VL3 | V |
| Vo | Output voltage Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Table 15. Recommended operating conditions (Standard, One time PROM version)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | High-speed mode f(XIN) $=8 \mathrm{MHz}$ | 4.0 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | 2.5 | 5.0 | 5.5 |  |
|  |  | Low-speed mode | 2.5 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  |  | 0 |  | V |
| VREF | A-D conversion reference voltage |  | 2.0 |  | Vcc | V |
| AVss | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage ANo-AN7 |  | AVss |  | Vcc | V |
| VIH | " H " input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4 }=0) \end{aligned}$ | 0.7Vcc |  | Vcc | V |
| VIH | " H " input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 | 0.8Vcc |  | Vcc | V |
| VIH | " H " input voltage | RESET | 0.8Vcc |  | Vcc | V |
| VIH | " H " input voltage | XIN | 0.8Vcc |  | Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4=0) } \end{aligned}$ | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | RESET | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XIN | 0 |  | 0.2 Vcc | V |

Table 16. Recommended operating conditions (Standard, One time PROM version)
(VCC $=2.5$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ElOH(peak) | "H" total peak output current | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  |  | -20 | mA |
| $\mathrm{\Sigma lOH}$ (peak) | "H" total peak output current | $\begin{aligned} & \text { P40-P47,P50-P57, P60-P67, P71-P77, P80, P81 } \\ & \text { (Note 1) } \end{aligned}$ |  |  |  | -20 | mA |
| ElOL(peak) | "L" total peak output current | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  |  | 20 | mA |
| ミlOL(peak) | "L" total peak output current | P40-P47,P50-P57, P60-P67, P80, P81 (Note 1) |  |  |  | 20 | mA |
| ElOL(peak) | "L" total peak output current | P71-P77 (Note 1) |  |  |  | 40 | mA |
| ElOH(avg) | "H" total average output current | P00-P07,P10-P17, P20-P27, P30-P37 (Note 1) |  |  |  | -10 | mA |
| ElOH(avg) | "H" total average output current | $\begin{aligned} & \text { P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 } \\ & \text { (Note 1) } \end{aligned}$ |  |  |  | -10 | mA |
| ElOL(avg) | "L" total average output current | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  |  | 10 | mA |
| ElOL(avg) | "L" total average output current | P40-P47, P50-P57, P60-P67, P80, P81 (Note 1) |  |  |  | 10 | mA |
| EloL(avg) | "L" total average output current | P71-P77 (Note 1) |  |  |  | 20 | mA |
| IOH (peak) | "H" peak output current | P00-P07, P10-P15, P30-P37 (Note 2) |  |  |  | -0.5 | mA |
| IOH(peak) | "H" peak output current | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  |  | -5.0 | mA |
| IOL(peak) | "L" peak output current | P00-P07, P10-P15, P30-P37 (Note 2) |  |  |  | 5.0 | mA |
| IOL(peak) | "L" peak output current | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P70-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  |  | 10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" average output current | P00-P07, P10-P15, P30-P37 (Note 3) |  |  |  | -0.1 | mA |
| IOH(avg) | "H" average output current | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 3) } \end{aligned}$ |  |  |  | -2.5 | mA |
| IOL(avg) | "L" average output current | P00-P07, P10-P15, P30-P37 (Note 3) |  |  |  | 2.5 | mA |
| IOL(avg) | "L" average output current | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 3) } \end{aligned}$ |  |  |  | 5.0 | mA |
|  | Input frequency for timers X and Y (duty cycle 50\%) |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 4.0 | MHz |
| f(CNTRo) <br> f(CNTR1) |  |  | $(\mathrm{VCc} \leq 4.0 \mathrm{~V})$ |  |  | (2XVcc) -4 | MHz |
| $f(X I N)$ | Main clock input oscillation frequ (Note 4) | uency | High-speed mode $(4.0 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  |  | High-speed mode $(\mathrm{VCC} \leq 4.0 \mathrm{~V})$ |  |  | $\begin{array}{r} (4 \times \mathrm{Vcc}) \\ -8 \end{array}$ | MHz |
|  |  |  | Middle-speed mode |  |  | 8.0 | MHz |
| f (XCIN) | Sub-clock input oscillation frequency (Note 4, 5) |  |  |  | 32.768 | 50 | kHz |

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current is an average value measured over 100 ms .
4: When the oscillation frequency has a duty cycle of $50 \%$.
5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that $f(X \operatorname{CIN})<f(X I N) / 3$.

Table 17. Electrical characteristics (Standard, One time PROM version)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P15, P30-P37 | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-25 \mu \mathrm{~A} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| VOH | "H" output voltage P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 (Note) | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\mathrm{IOH}=-1.25 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | "L" output voltage P00-P07, P10-P15, P30-P37 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=1.25 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VoL | $\begin{aligned} \text { "L" output voltage } & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 (Note) } \end{aligned}$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=2.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{Vcc}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| $\mathrm{V} \mathrm{T}_{+}$- $\mathrm{V}^{\text {T- }}$ | Hysteresis <br> INT0-INT3, ADT, CNTR0, CNTR1, P20-P27 |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis ScLK, RxD |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{\text {- }}$ | Hysteresis RESET | RESET: Vcc=2.5 V to 5.5 V |  | 0.5 |  | V |
| IIH | "H" input current P16, P17, P20-P27,P40-P47, <br>  P50-P57, P60-P67, P70-P77, <br>  P80, P81 | $\mathrm{VI}=\mathrm{VCC}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET | $\mathrm{V}_{1}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current $\mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 71-\mathrm{P} 77$, <br>  $\mathrm{P} 80, \mathrm{P} 81$ | $\mathrm{VI}=\mathrm{Vss}$ <br> Pull-ups "off" |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VI}=\mathrm{VSS}$ <br> Pull-ups "on" | -30 | -70 | -140 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$ <br> Pull-ups "on" | -6.0 | -25 | -45 | $\mu \mathrm{A}$ |
| IIL | "L" input current P70 |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| ILOAD | Output load current P00-P07, P10-P15, P30-P37 | Vcc = 5.0 V, Vo = Vcc, Pull-downs"on" Output transistors "off" | 30 | 70 | 140 | $\mu \mathrm{A}$ |
|  |  | Vcc = 3.0 V, Vo = Vcc, Pull-downs "on" Output transistors "off" | 6.0 | 25 | 45 | $\mu \mathrm{A}$ |
| ILEAK | Output leak current P00-P07, P10-P15, P30-P37 | Vo = Vcc, Pull-downs "off" Output transistors "off" |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  | Vo = Vss, Pull-downs "off" Output transistors "off" |  |  | -5.0 | $\mu \mathrm{A}$ |

Note: When " 1 " is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P80 is different from the value above mentioned.

Table 18. Electrical characteristics (Standard, One time PROM version)
( $\mathrm{VCC}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VRam | RAM retention voltage | At clock stop mode |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\begin{aligned} & f(\mathrm{XIN})=8 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" A-D converter in operating |  |  | 6.4 | 13 | mA |
|  |  | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" A-D converter in operating |  |  | 1.6 | 3.2 | mA |
|  |  | - Low-speed mode, VcC $=5 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(\mathrm{XIN})=\text { stopped } \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 25 | 36 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ f(XIN) = stopped $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) Output transistors "off" |  |  | 7.0 | 14 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { - Low-speed mode, } \mathrm{VCC}=3 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "off" } \end{aligned}$ |  |  | 15 | 22 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> $f($ XIN $)=$ stopped <br> $f(X \mathrm{CIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 4.5 | 9.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 |  |
| VL1 | Power source voltage | When using voltage multiplier |  | 1.3 | 1.8 | 2.3 | V |
| IL1 | Power source current (VL1) (Note) | $\mathrm{VL1}=1.8 \mathrm{~V}$ |  |  | 3.0 | 6.0 | $\mu \mathrm{A}$ |
|  |  | VL1 < 1.3 V |  |  | 10 | 50 |  |

Note : When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is " 1 ".

Table 19. A-D converter characteristics (Standard, One time PROM version)
( $\mathrm{VCC}=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, 4 \mathrm{MHz} \leq \mathrm{f}(\mathrm{XIN}) \leq 8 \mathrm{MHz}$, in middle-/high-speed mode, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=\mathrm{V}$ REF $=5 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
| tCONV | Conversion time | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  | $\begin{gathered} \hline 12.5 \\ \text { (Note) } \end{gathered}$ |  | $\mu \mathrm{s}$ |
| RLADDER | Ladder resistor |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference input current | VREF $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog port input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note : When an internal trigger is used in middle-speed mode, it is $14 \mu \mathrm{~s}$.

Table 20. Timing requirements 1 (Standard, One time PROM version)
( $\mathrm{VCC}=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(Xin) | Main clock input cycle time (XiN input) | 125 |  |  | ns |
| twh(Xis) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 250 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | 105 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 105 |  |  | ns |
| twh(INT) | INT0 to INT3 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 80 |  |  | ns |
| tc(Sclk) | Serial I/O clock input cycle time (Note) | 800 |  |  | ns |
| twH(Sclk) | Serial I/O clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(Sclk) | Serial I/O clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-Sclk) | Serial l/O input set up time | 220 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 100 |  |  | ns |

Note: When $f(\mathrm{XIN})=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 1 " (Clock synchronous).
Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 0 " (UART).

Table 21. Timing requirements 2 (Standard, One time PROM version)
( $\mathrm{VcC}=2.5$ to 4.0 V , $\mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twh(Xin) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | $\begin{array}{c\|} \hline 500 / \\ (\mathrm{VCC}-2) \end{array}$ |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | $\begin{gathered} 250 / \\ \text { (VCC-2)-20 } \end{gathered}$ |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | $\begin{gathered} 250 / \\ \text { (VCC-2)-20 } \end{gathered}$ |  |  | ns |
| twH(INT) | INT0 to INT3 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 230 |  |  | ns |
| tc(ScLK) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twH(Sclk) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(ScLk) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input set up time | 400 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 200 |  |  | ns |

Note: When $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ and bit 6 of address 001 A16 is " 1 " (Clock synchronous).
Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 0 " (UART).

Table 22. Switching characteristics 1 (Standard, One time PROM version)
( $\mathrm{Vcc}=4.0$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLk) | Serial I/O clock output "H" pulse width | tc(Sclı)/2-30 |  |  | ns |
| twL(Sclk) | Serial I/O clock output "L" pulse width | tc(Scık)/2-30 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 140 | ns |
| tv(Sclk-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (Sclk) | Serial I/O clock output rising time |  |  | 30 | ns |
| tf(Sclk) | Serial I/O clock output falling time |  |  | 30 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 10 | 30 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2 : Xout and Xcout pins are excluded.

Table 23. Switching characteristics 2 (Standard, One time PROM version)
( $\mathrm{VCC}=2.5$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLk) | Serial I/O clock output "H" pulse width | tc(Sclk)/2-50 |  |  | ns |
| twL(Sclk) | Serial I/O clock output "L" pulse width | tc(Sclu)/2-50 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 350 | ns |
| tv(Sclk-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (Scle) | Serial I/O clock output rising time |  |  | 50 | ns |
| tf(Sclk) | Serial I/O clock output falling time |  |  | 50 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 20 | 50 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2 : Xout and Xcout pins are excluded.

## ELECTRICAL CHARACTERISTICS (Extended Operating Temperature Version)

Table 24. Absolute maximum ratings (Extended operating temperature version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| Vı | $\begin{array}{ll} \hline \text { Input voltage } & \mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 40-\mathrm{P} 47, \\ & \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80, \mathrm{P} 81 \end{array}$ |  | -0.3 to Vcc +0.3 | V |
| Vı | Input voltage P70-P77 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 7.0 | V |
| VI | Input voltage C1, C2 |  | -0.3 to 7.0 | V |
| VI | Input voltage $\overline{R E S E T}, \mathrm{XIN}$ |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| Vo | Output voltage P00-P07, P10-P15, P30-P37 | At output port | -0.3 to Vcc | V |
|  |  | At segment output | -0.3 to VL3 | V |
| Vo | Output voltage $\mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 40-\mathrm{P} 47$, <br>   <br> $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 71-\mathrm{P} 77$,  <br> $\mathrm{P} 80, \mathrm{P} 81$  |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage VL3 |  | -0.3 to 7.0 | V |
| Vo | Output voltage VL2, SEG0-SEG17 |  | -0.3 to VL3 | V |
| Vo | Output voltage Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 25. Recommended operating conditions (Extended operating temperature version)
( $\mathrm{Vcc}=2.5$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{Vcc}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | High-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  | 4.0 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode | $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$ | 2.5 | 5.0 | 5.5 |  |
|  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | $\mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$ | 3.0 | 5.0 | 5.5 |  |
|  |  | Low-speed mode | $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$ | 2.5 | 5.0 | 5.5 |  |
|  |  |  | $\mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$ | 3.0 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  |  |  | 0 |  | V |
| VRef | A-D conversion reference voltage |  |  | 2.0 |  | Vcc | V |
| AVSS | Analog power source voltage |  |  |  | 0 |  | V |
| VIA | Analog input voltage | AN0-AN7 |  | AVss |  | Vcc | V |
| VIH | "H" input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4=0) } \end{aligned}$ |  | 0.7Vcc |  | Vcc | V |
| VIH | " H " input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | RESET |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | XIN |  | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4=0) } \end{aligned}$ |  | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | RESET |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XIN |  | 0 |  | 0.2Vcc | V |

Table 26. Recommended operating conditions (Extended operating temperature version)
( $\mathrm{VCC}=2.5$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{Vcc}=3.0$ to 5.5 V , $\mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ElOH(peak) | "H" total peak output current P0 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | -20 | mA |
| $\Sigma \mathrm{\Sigma lOH}$ (peak) | "H" total peak output current | P40-P47,P50-P57, P60-P67, P71-P77, P80, P81 (Note 1) |  |  | -20 | mA |
| ᄃlOL(peak) | "L" total peak output current P0 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | 20 | mA |
| इlOL(peak) | "L" total peak output current P40 | P40-P47,P50-P57, P60-P67, P80, P81 (Note 1) |  |  | 20 | mA |
| ᄃlOL(peak) | "L" total peak output current P7 | P71-P77 (Note 1) |  |  | 40 | mA |
| EIOH(avg) | "H" total average output current P00 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | -10 | mA |
| ElOH(avg) | "H" total average output current P4 | $\begin{aligned} & \text { P40-P47, P50-P57, P60-P67, P70-P71, P80, P81 } \\ & \text { (Note 1) } \end{aligned}$ |  |  | -10 | mA |
| ElOL(avg) | "L" total average output current P00 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | 10 | mA |
| ElOL(avg) | "L" total average output current P40 | P40-P47, P50-P57, P60-P67, P80, P81 (Note 1) |  |  | 10 | mA |
| EloL(avg) | "L" total average output current P7 | P71-P77 (Note 1) |  |  | 20 | mA |
| IOH (peak) | "H" peak output current P00 | P00-P07, P10-P15, P30-P37 (Note 2) |  |  | -0.5 | mA |
| IOH (peak) | "H" peak output current $\quad \mathrm{P} 1$ | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  | -5.0 | mA |
| IOL(peak) | "L" peak output current P0 | P00-P07, P10-P15, P30-P37 (Note 2) |  |  | 5.0 | mA |
| IOL(peak) | $\begin{array}{ll}\text { "L" peak output current } & \mathrm{P} 16, \\ & \mathrm{P} 71\end{array}$ | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  | 10 | mA |
| IOH(avg) | "H" average output current P00 | P00-P07, P10-P15, P30-P37 (Note 3) |  |  | -0.1 | mA |
| IOH(avg) | "H" average output current P 16 <br>  P 7 | P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 (Note 3) |  |  | -2.5 | mA |
| IOL(avg) | "H" average output current P0 | P00-P07, P10-P15, P30-P37 (Note 3) |  |  | 2.5 | mA |
| IOL(avg) | $\begin{array}{ll}\text { "H" average output current } & \mathrm{P} 16, \\ & \text { P7 }\end{array}$ | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 3) } \end{aligned}$ |  |  | 5.0 | mA |
| f(CNTRo) | Input frequency for timers X and Y (duty cycle 50\%) | $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 4.0 | MHz |
| f(CNTR1) |  | (Vcc $\leq 4.0 \mathrm{~V}$ ) |  |  | (2XVCC) - 4 | MHz |
| $f(X I N)$ | Main clock input oscillation frequency (Note 4) | High-speed mode $(4.0 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | High-speed mode (Vcc $\leq 4.0 \mathrm{~V}$ ) |  |  | (4XVcc)-8 | MHz |
|  |  | Middle-speed mode |  |  | 8.0 | MHz |
| f (XCIN) | Sub-clock input oscillation frequency (Note 4, 5) |  |  | 32.768 | 50 | kHz |

Notes 1:The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents
2 : The peak output current is the peak current flowing in each port.
3 : The average output current is an average value measured over 100 ms.
4 : When the oscillation frequency has a duty cycle of $50 \%$.
5 : When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that $f($ XCIN $)<f(X I N) / 3$.

Table 27. Electrical characteristics (Extended operating temperature version)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{Vcc}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage | P00-P07, P10-P15, P30-P37 |  | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  |  | $\begin{aligned} & \hline \mathrm{IOH}=-0.6 \mathrm{~mA} \\ & \mathrm{VcC}=3.0 \mathrm{~V} \end{aligned}$ | Vcc-0.9 |  |  | V |
| Vor | "H" output voltage | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 (Note) } \end{aligned}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  |  | $\mathrm{IOH}=-1.25 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \end{aligned}$ | Vcc-0.9 |  |  | V |
| Vol | "L" output voltage | P00-P07, P10-P15, P30-P37 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=1.25 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{VCC}=3.0 \mathrm{~V} \end{aligned}$ |  |  | 1.1 | V |
| Vol | "L" output voltage | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 (Note) } \end{aligned}$ | $\mathrm{IOL}=10 \mathrm{~mA}$ | - |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=2.5 \mathrm{~mA}$ | $\checkmark$ |  | 0.5 | V |
|  |  |  | $\begin{aligned} & \hline \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \end{aligned}$ |  |  | 1.1 | V |
| $\mathrm{V}_{\text {+ }}$ - $\mathrm{V}_{\text {T- }}$ | Hysteresis | $\begin{aligned} & \text { INTo-INT3, ADT, CNTR0, } \\ & \text { CNTR1, P20-P27 } \end{aligned}$ |  |  | 0.5 |  | V |
|  | Hysteresis | Sclk, RxD | - |  | 0.5 |  | V |
| $\mathrm{V}^{+}+\mathrm{V}^{+}$ | Hysteresis | RESET | RESET: $\mathrm{VCC}=2.5 \mathrm{~V}$ to 5.5 V |  | 0.5 |  | V |
| IIH | " H " input current | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77, } \\ & \text { P80, P81 } \end{aligned}$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | " H " input current | RESET | $V_{1}=V_{c c}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | " H " input current | XIN | $\mathrm{V}_{1}=\mathrm{VcC}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 } \end{aligned}$ | $\begin{aligned} & V_{1}=\text { Vss } \\ & \text { Pull-ups "off" } \end{aligned}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{VsS}$ <br> Pull-ups "on" | -30 | -70 | -140 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{Vss}$ <br> Pull-ups "on" | -6.0 | -25 | -45 | $\mu \mathrm{A}$ |
| IIL | "L" input current | P70 |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current | RESET | V I $=\mathrm{Vss}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current | XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| ILoad | Output load current P00-P07, P10-P15, P30-P37 |  | Vcc $=5.0 \mathrm{~V}, \mathrm{Vo}=\mathrm{Vcc}$, Pull-downs "on" Output transistors "off" | 30 | 70 | 170 | $\mu \mathrm{A}$ |
|  |  |  | Vcc = 3.0 V, Vo = Vcc, Pull-downs "on" Output transistors "off" | 6.0 | 25 | 55 | $\mu \mathrm{A}$ |
| ILEAK | Output leak current P00-P07, P10-P15, P30-P37 |  | Vo = Vcc, Pull-downs "off" Output transistors "off" |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Vo = Vss, Pull-downs "off" Output transistors "off" |  |  | -5.0 | $\mu \mathrm{A}$ |

Note : When " 1 " is set to port XC switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P80 is different from the value above mentioned.

Table 28. Electrical characteristics (Extended operating temperature version)
( $\mathrm{VCC}=2.5$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{Vcc}=3.0$ to 5.5 V , $\mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vram | RAM retention voltage | At clock stop mode |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\begin{aligned} & f(\mathrm{XIN})=8 \mathrm{MHz} \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" A-D converter in operating |  |  | 6.4 | 13 | mA |
|  |  | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" A-D converter in operating |  |  | 1.6 | 3.2 | mA |
|  |  | - Low-speed mode, Vcc $=5 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(\mathrm{XIN})=\text { stopped } \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 25 | 36 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ $\mathrm{f}(\mathrm{XIN})=$ stopped $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) Output transistors "off" |  |  | 7.0 | 14 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(\mathrm{XIN})=\text { stopped } \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 15 | 22 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, VcC = <br> $f($ XIN $)=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in <br> Output transistors "off" | $3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> WIT state) |  | 4.5 | 9.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | A |
|  |  | Output transistors "off" | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| VL1 | Power source voltage | When using voltage mu | tiplier | 1.3 | 1.8 | 2.3 | V |
| IL1 | Power source current (VL1) (Note) | $\mathrm{VL1}=1.8 \mathrm{~V}$ |  |  | 3.0 | 6.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VL1}<1.3 \mathrm{~V}$ |  |  | 10 | 50 |  |

Note : When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is " 1 ".

Table 29. A-D converter characteristics (Extended operating temperature version)
( $\mathrm{VCC}=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}, 4 \mathrm{MHz} \leq \mathrm{f}(\mathrm{XIN}) \leq 8 \mathrm{MHz}$, in middle-/high-speed mode, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=\mathrm{VREF}=5 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
| tCONV | Conversion time | $f(\mathrm{XIN})=8 \mathrm{MHz}$ |  | $\begin{gathered} 12.5 \\ \text { (Note) } \end{gathered}$ |  | $\mu \mathrm{S}$ |
| Rladder | Ladder resistor |  | 12 | 35 | 100 | k $\Omega$ |
| IVREF | Reference input current | VREF $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog iinput current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note : When an internal trigger is used in middle-speed mode, it is $14 \mu \mathrm{~s}$.

Table 30. Timing reguirements 1 (Extended operating temperature version)
(VCC $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 250 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 105 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 105 |  |  | ns |
| twH(INT) | INT0 to INT3 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 80 |  |  | ns |
| tc(ScLk) | Serial I/O clock input cycle time (Note) | 800 |  |  | ns |
| twH(Sclk) | Serial I/O clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(ScLk) | Serial I/O clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-Sclk) | Serial I/O input set up time | 220 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 100 |  |  | ns |

Note : When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 1 " (Clock synchronous).
Divide this value by four when $f\left(\mathrm{XiN}^{2}\right)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 0 " (UART).

Table 31. Timing reguirements 2 (Extended operating temperature version)
( $\mathrm{VCC}=2.5$ to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{VcC}=3.0$ to 4.0 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (Xin input) | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | $\begin{gathered} 500 / \\ (\mathrm{Vcc}-2) \end{gathered}$ |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | $\begin{gathered} 250 / \\ (\mathrm{VCC}-2)-20 \end{gathered}$ |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" puise width | $\begin{array}{c\|} \hline 250 / \\ \text { (VCC-2)-20 } \end{array}$ |  |  | ns |
| twH(INT) | INT0 to INT3 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 230 |  |  | ns |
| tc(ScLk) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twH(Sclk) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(ScLk) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input set up time | 400 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 200 |  |  | ns |

Note: When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is "1" (Clock synchronous)
Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 0 " (UART).

Table 32. Switching characteristics 1 (Extended operating temperature version)
( $\mathrm{Vcc}=4.0$ to 5.5 V , $\mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(Sclk) | Serial I/O clock output "H" pulse width | tc(Sclk)/2-30 |  |  | ns |
| twL(ScLk) | Serial I/O clock output "L" pulse width | tc(Scık)/2-30 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 140 | ns |
| tv(SCLK-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| tr(Sclk) | Serial I/O clock output rising time |  |  | 30 | ns |
| tf(Scık) | Serial I/O clock output falling time |  |  | 30 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 10 | 30 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2 : Xout and Xcout pins are excluded.

Table 33. Switching characteristics 2 (Extended operating temperature version)
( $\mathrm{VCC}=2.5$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, and $\mathrm{Vcc}=3.0$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $-20^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(Sclk) | Serial I/O clock output "H" pulse width | tc(Sclk)/2-50 |  |  | ns |
| twL(ScLk) | Serial I/O clock output "L" pulse width | tc(Scle)/2-50 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 350 | ns |
| tv(Sclk-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (Scle ) | Serial I/O clock output rising time |  |  | 50 | ns |
| tf(Sclk) | Serial I/O clock output falling time |  |  | 50 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 20 | 50 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ". 2 : Xout and Xcout pins are excluded.

## ELECTRICAL CHARACTERISTICS (M Version)

Table 34. Absolute maximum ratings ( $M$ version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| Vı | $\begin{array}{ll}\text { Input voltage } & \begin{array}{l}\text { P16, P17, P20-P27, P40-P47, } \\ \\ \text { P50-P57, P60-P67, P80, P81 }\end{array}\end{array}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P70-P77 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 7.0 | V |
| VI | Input voltage $\mathrm{C} 1, \mathrm{C} 2$ |  | -0.3 to 7.0 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| Vo | Output voltage P00-P07, P10-P15, P30-P37 | At output port | -0.3 to Vcc | V |
|  |  | At segment output | -0.3 to VL3 | V |
| Vo |  |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage VL3 |  | -0.3 to 7.0 | V |
| Vo | Output voltage VL2, SEG0-SEG17 |  | -0.3 to VL3 | V |
| Vo | Output voltage Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Table 35. Recommended operating conditions (M version)
( $\mathrm{VCC}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | High-speed mode, $f($ XIN $)=8 \mathrm{MHz}$ | 4.0 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | 2.2 | 5.0 | 5.5 |  |
|  |  | Low-speed mode | 2.2 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  |  | 0 |  | V |
| VREF | A-D conversion reference voltage |  | 2.0 |  | Vcc | V |
| AVSS | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage | AN0-AN7 | AVss |  | Vcc | V |
| VIH | " H " input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4=0) } \end{aligned}$ | 0.7Vcc |  | Vcc | V |
| VIH | "H" input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | RESET | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | XIN | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P16, P17, P40, P41, P45, P47, P52, P53, P56, } \\ & \text { P60-P67, P70-P77, P80, P81 (CM4=0) } \end{aligned}$ | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage | P20-P27, P42-P44, P46, P50, P51, P54, P55, P57 | 0 |  | 0.2Vcc | V |
| VIL | "L" input voltage | RESET | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XIN | 0 |  | 0.2Vcc | V |

Table 36. Recommended operating conditions ( $M$ version)
( $\mathrm{VCC}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter |  |  | Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{\Sigma lOH}($ peak) | "H" total peak output current P00-P07, P10-P1 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | -20 | mA |
| $\mathrm{\Sigma lOH}$ (peak) | "H" total peak output current $\begin{array}{ll}\text { P40-P47,P50-P } \\ \text { (Note 1) }\end{array}$ | P40-P47,P50-P57, P60-P67, P71-P77, P80, P81 <br> (Note 1) |  |  | -20 | mA |
| ElOL(peak) | "L" total peak output current P00-P07, P10-P17 | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | 20 | mA |
| ElOL(peak) | "L" total peak output current P40-P47,P50-P | P40-P47,P50-P57, P60-P67, P80, P81 (Note 1) |  |  | 20 | mA |
| ミIOL(peak) | "L" total peak output current P71-P77 (Note 1) | P71-P77 (Note 1) |  |  | 40 | mA |
| ऽ OH (avg) | "H" total average output current P00-P07, P10-P | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | -10 | mA |
| $\Sigma \mathrm{IOH}(\mathrm{avg})$ | "H" total average output current $\begin{aligned} & \text { P40-P47, P50-P5 } \\ & \text { (Note 1) }\end{aligned}$ | $\begin{aligned} & \text { P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 } \\ & \text { (Note 1) } \end{aligned}$ |  |  | -10 | mA |
| ElOL(avg) | "L" total average output current P00-P07, P10-P | P00-P07, P10-P17, P20-P27, P30-P37 (Note 1) |  |  | 10 | mA |
| ElOL(avg) | "L" total average output current P40-P47, P50-P | P40-P47, P50-P57, P60-P67, P80, P81 (Note 1) |  |  | 10 | mA |
| EloL(avg) | "L" total average output current P71-P77 (Note | P71-P77 (Note 1) |  |  | 20 | mA |
| IOH (peak) | "H" peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P}$ | P00-P07, P10-P15, P30-P37 (Note 2) |  |  | -0.5 | mA |
| IOH (peak) | $\begin{array}{ll}\text { "H" peak output current } & \begin{array}{l}\text { P16, P17, P20-P } \\ \text { P71-P77, P80, }\end{array}\end{array}$ | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  | -5.0 | mA |
| IOL(peak) | "L" peak output current P00-P07, P10-P | P00-P07, P10-P15, P30-P37 (Note 2) |  |  | 5.0 | mA |
| IOL(peak) | $\begin{array}{ll}\text { "L" peak output current } & \mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} \\ & \mathrm{P} 71-\mathrm{P} 77, \mathrm{P} 80, \mathrm{P}\end{array}$ | $\begin{aligned} & \text { P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, } \\ & \text { P71-P77, P80, P81 (Note 2) } \end{aligned}$ |  |  | 10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" average output current P00-P07, P10-P | P00-P07, P10-P15, P30-P37 (Note 3) |  |  | -0.1 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | $\begin{array}{ll}\text { "H" average output current } & \mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} \\ & \mathrm{P} 71-\mathrm{P} 77, \mathrm{P} 80,\end{array}$ | P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 (Note 3) |  |  | -2.5 | mA |
| IOL(avg) | "H" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P}$ | P00-P07, P10-P15, P30-P37 (Note 3) |  |  | 2.5 | mA |
| IOL(avg) | $\begin{array}{ll}\text { "H" average output current } & \mathrm{P} 16, \mathrm{P} 17, \mathrm{P} 20-\mathrm{P} \\ & \mathrm{P} 71-\mathrm{P} 77, \mathrm{P} 80,\end{array}$ | P16, P17, P20-P27, P40-P47, P50-P57, P60-P67, P71-P77, P80, P81 (Note 3) |  |  | 5.0 | mA |
| f(CNTRo) <br> f(CNTR1) | Input frequency for timers X and Y (duty cycle 50\%) | $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 4.0 | MHz |
|  |  | $(2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V})$ |  |  | $\begin{gathered} (10 \times V c c- \\ 4) / 9 \end{gathered}$ | MHz |
| $f(X I N)$ | Main clock input oscillation frequency (Note 4) | High-speed mode $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | High-speed mode $(2.2 \mathrm{~V} \leq \mathrm{VCC} \leq 4.0 \mathrm{~V})$ |  |  | $\begin{gathered} (20 \times \mathrm{VCC}- \\ 8) / 9 \\ \hline \end{gathered}$ | MHz |
|  |  | Middle-speed mode |  |  | 8.0 | MHz |
| f (XCIN) | Sub-clock input oscillation frequency (Note 4, 5) |  |  | 32.768 | 50 | kHz |

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2 : The peak output current is the peak current flowing in each port.
3 : The average output current is an average value measured over 100 ms .
4 : When the oscillation frequency has a duty cycle of $50 \%$.
5 : When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that $f(X C I N)<f(X I N) / 3$.

Table 37. Electrical characteristics (M version)
( $\mathrm{VCC}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vor | "H" output voltage | P00-P07, P10-P15, P30-P37 |  | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-0.25 \mathrm{~mA} \\ & \mathrm{Vcc}=2.2 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| VOH | "H" output voltage | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 (Note) } \end{aligned}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  |  | $\mathrm{IOH}=-1.25 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| Vol | "L" output voltage | P00-P07, P10-P15, P30-P37 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=1.25 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{Vcc}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| Vol | "L" output voltage | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P71-P77, } \\ & \text { P80, P81 (Note) } \end{aligned}$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=2.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\begin{aligned} & \hline \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\text {+ }}$ - $\mathrm{V}_{\text {T- }}$ | Hysteresis | INT0-INT3, ADT, CNTR0, CNTR1, P20-P27 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\text {T- }}}$ | Hysteresis | ScLK, RxD |  |  | 0.5 |  | V |
| $\mathrm{V}^{+}+\mathrm{V} \mathrm{V}_{-}$ | Hysteresis | RESET | RESET: $\mathrm{VcC}=2.2 \mathrm{~V}$ to 5.5 V |  | 0.5 |  | V |
| IIH | " H " input current | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77, } \\ & \text { P80, P81 } \end{aligned}$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current | RESET | $V_{1}=V_{c c}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IH | "H" input current | XIN | $V_{1}=V_{c c}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | $\begin{array}{ll}\text { "L" input current } & \mathrm{P} \\ & \mathrm{P} \\ & \mathrm{P}\end{array}$ | $\begin{aligned} & \text { P16, P17, P20-P27,P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77, } \\ & \text { P80, P81 } \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{Vss}$ <br> Pull-ups "off" |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~V}_{I}=\mathrm{Vss}$ <br> Pull-ups "on" | -30 | -70 | -140 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{VcC}=2.2 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss} \\ & \text { Pull-ups "on" } \end{aligned}$ | -6.0 | -25 | -45 | $\mu \mathrm{A}$ |
| IIL | "L" input current | P70 |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current | RESET | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current | XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| ILOAD | Output load current P00-P07, P10-P15, P30-P37 |  | Vcc $=5.0 \mathrm{~V}, \mathrm{Vo}=\mathrm{Vcc}$, Pull-downs "on" Output transistors "off" | 30 | 70 | 140 | $\mu \mathrm{A}$ |
|  |  |  | VcC $=2.2 \mathrm{~V}, \mathrm{Vo}=\mathrm{Vcc}$, Pull-downs "on" Output transistors "off" | 6.0 | 25 | 45 | $\mu \mathrm{A}$ |
| ILEAK | Output leak current P00-P07, P10-P15, P30-P37 |  | Vo = Vcc, Pull-downs "off" Output transistors "off" |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Vo = Vss, Pull-downs "off" Output transistors "off" |  |  | -5.0 | $\mu \mathrm{A}$ |

Note : When "1" is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P80 is different from the value above mentioned.

Table 38. Electrical characteristics (M version)
( $\mathrm{VcC}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VRam | RAM retention voltage | At clock stop mode |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\begin{aligned} & f(\mathrm{XIN})=8 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" A-D converter in operating |  |  | 6.4 | 13 | mA |
|  |  | $\begin{array}{\|l} \hline- \text { High-speed mode, VCC = } 5 \mathrm{~V} \\ \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz} \text { (in WIT state) } \\ \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ \text { Output transistors "off" } \\ \text { A-D converter in operating } \\ \hline \end{array}$ |  |  | 1.6 | 3.2 | mA |
|  |  | - Low-speed mode, Vcc $=5 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(X I N)=\text { stopped } \\ & f(X \mathrm{XIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 25 | 36 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ f(XIN) = stopped $f(X C I N)=32.768 \mathrm{kHz}$ (in WIT state) Output transistors "off" |  |  | 7.0 | 14 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{VcC}=3 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(X I N)=\text { stopped } \\ & f(X \mathrm{XIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 15 | 22 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, VCC = <br> $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $f($ XCIN $)=32.768 \mathrm{kHz}($ <br> Output transistors "off" | $3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> WIT state) |  | 4.5 | 9.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \hline \mathrm{Ta}=85^{\circ} \mathrm{C} \end{aligned}$ |  | 0.1 | 1.0 10 | $\mu \mathrm{A}$ |
| VL1 | Power source voltage | When using voltage multiplier |  | 1.3 | 1.8 | 2.3 | V |
| IL1 | Power source current (VL1) (Note) | $\mathrm{VL1}=1.8 \mathrm{~V}$ |  |  | 3.0 | 6.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VL1}<1.3 \mathrm{~V}$ |  |  | 10 | 50 |  |

Note : When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is "1".

Table 39. A-D converter characteristics ( M version)
( $\mathrm{VCC}=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, 4 \mathrm{MHz} \leq \mathrm{f}(\mathrm{XIN}) \leq 8 \mathrm{MHz}$, in middle-/high-speed mode, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=\mathrm{VREF}=5 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
| tCONV | Conversion time | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  | $\begin{gathered} 12.5 \\ \text { (Note) } \end{gathered}$ |  | $\mu \mathrm{S}$ |
| Rladder | Ladder resistor |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference input current | VREF $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog iinput current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note : When an internal trigger is used in middle-speed mode, it is $14 \mu \mathrm{~s}$.

Table 40. Timing reguirements 1 ( M Version)
(Vcc $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 250 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 105 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 105 |  |  | ns |
| twH(INT) | INT0 to INT3 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 80 |  |  | ns |
| tc(Sclk) | Serial I/O clock input cycle time (Note) | 800 |  |  | ns |
| twH(Sclk) | Serial I/O clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(ScLk) | Serial I/O clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-Sclk) | Serial I/O input set up time | 220 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 100 |  |  | ns |

Note : When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 1 " (Clock synchronous).
Divide this value by four when $f\left(X_{I N}\right)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 0 " (UART).

Table 41. Timing reguirements $\mathbf{2}$ ( M Version)
( $\mathrm{VCC}=2.2$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twH(XIN) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | $\begin{gathered} 900 / \\ (\operatorname{Vcc}-0.4) \end{gathered}$ |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | $\begin{gathered} 4501 \\ (\operatorname{VCC}-0.4)-20 \end{gathered}$ |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | $\begin{gathered} 450 / \\ (\operatorname{VCC}-0.4)-20 \end{gathered}$ |  |  | ns |
| twH(INT) | INT0 to INT3 input "H" puise width | 230 |  |  | ns |
| twL(INT) | INT0 to INT3 input "L" pulse width | 230 |  |  | ns |
| tc(Sclk) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twH(ScLk) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(Sclk) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-Sclk) | Serial I/O input set up time | 400 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 200 |  |  | ns |

Note: When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is "1" (Clock synchronous)
Divide this value by four when $f\left(X_{\text {IN }}\right)=8 \mathrm{MHz}$ and bit 6 of address 001 A 16 is " 0 " (UART).

Table 42. Switching characteristics 1 ( M version)
(VCC $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLk) | Serial I/O clock output "H" pulse width | tc(Scık)/2-30 |  |  | ns |
| twL(Sclk) | Serial I/O clock output "L" pulse width | tc(Sclı)/2-30 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 140 | ns |
| tv(Sclk-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (Sclk) | Serial I/O clock output rising time |  |  | 30 | ns |
| tf(ScLk) | Serial I/O clock output falling time |  |  | 30 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 10 | 30 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2 : Xout and Xcout pins are excluded.

Table 43. Switching characteristics 2 ( $\mathbf{M}$ version)
( $\mathrm{VCC}=2.2$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLk) | Serial I/O clock output "H" pulse width | tc(Sclı)/2-50 |  |  | ns |
| twL(ScLk) | Serial I/O clock output "L" pulse width | tc(Sclı)/2-50 |  |  | ns |
| td(Sclk-TxD) | Serial I/O output delay time (Note 1) |  |  | 350 | ns |
| tv(Sclk-TxD) | Serial I/O output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (Sclk) | Serial I/O clock output rising time |  |  | 50 | ns |
| tf(Sclk) | Serial I/O clock output falling time |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 2) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 20 | 50 | ns |

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ". 2 : Xout and Xcout pins are excluded.


Fig. 46 Circuit for measuring output switching characteristics

TIMING DIAGRAM


Fig. 47 Timing diagram

## PACKAGE OUTLINES

100P6S-A MMP
Plastic 100pin $14 \times 20 \mathrm{~mm}$ body QFP

| EIAJ Package Code | JEDEC Code | Weight(g) |  | K MD |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QFP100-P-1420-0.65 |  | 1.58 | Alloy 42 |  |  |  |  |
| (31) <br> (50) |  |  |  | © |  |  | $\sum$ <br> Pad |
|  |  |  |  |  | Dimension in Millimeters |  |  |
|  |  |  |  | Symbol | Min | Nom | Max |
|  |  |  |  | A |  |  | 3.05 |
|  |  |  |  | A1 | 0 | 0.1 | 0.2 |
|  |  |  |  | A2 | - | 2.8 | - |
|  |  |  |  | b | 0.25 | 0.3 | 0.4 |
|  |  |  |  | c | 0.13 | 0.15 | 0.2 |
|  |  |  |  | D | 13.8 | 14.0 | 14.2 |
|  |  |  |  | E | 19.8 | 20.0 | 20.2 |
|  |  |  |  | e | - | 0.65 | - |
|  |  |  |  | HD | 16.5 | 16.8 | 17.1 |
|  |  |  |  | HE | 22.5 | 22.8 | 23.1 |
|  |  |  |  | L | 0.4 | 0.6 | 0.8 |
|  |  |  |  | L1 | - | 1.4 | - |
|  |  |  |  | X | - | - | 0.13 |
|  |  |  |  | y | - | - | 0.1 |
|  |  |  |  | $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
|  |  |  |  | b2 | - | 0.35 | - |
|  |  |  |  | 12 | 1.3 | - | - |
|  |  |  |  | MD | - | 14.6 | - |
|  |  |  |  | ME | - | 20.6 | - |

100P6Q-A MMP
Plastic 100pin $14 \times 14 \mathrm{~mm}$ body LQFP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| LQFP100-P-1414-0.50 | - | 0.63 | Cu Alloy |






Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 1.4 | - |
| b | 0.13 | 0.18 | 0.28 |
| c | 0.105 | 0.125 | 0.175 |
| D | 13.9 | 14.0 | 14.1 |
| E | 13.9 | 14.0 | 14.1 |
| e | - | 0.5 | - |
| HD | 15.8 | 16.0 | 16.2 |
| HE | 15.8 | 16.0 | 16.2 |
| L | 0.3 | 0.5 | 0.7 |
| L1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A3 | - | 0.25 | - |
| X | - | - | 0.08 |
| y | - | - | 0.1 |
| $\theta$ | 0 | - | $10^{\circ}$ |
| b2 | - | 0.225 | - |
| I2 | 0.9 | - | - |
| MD | - | 14.4 | - |
| ME | - | 14.4 | - |



## RenesasTechnology Corp. <br> Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

- Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to material or (iii) prevention against any. malfunction to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable

Notes regarding these materials
These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means including the Mitsubishi Semiconductor home page (http://www.mitsubishichips coms). When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total syste
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
Csubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use,
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein


