# 3826 Group (One Time PROM version) <br> SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 

## DESCRIPTION

The 3826 group is the 8 -bit microcomputer based on the 740 family core technology.
The 3826 group has the LCD drive control circuit, an 8-channel A/ D converter, D/A converter, serial interface and PWM as additional functions.
The various microcomputers in the 3826 group (One Time PROM version) include variations of internal memory size and packaging. This datasheet describes only the One Time PROM version (ROM 60 K version) of 3826 Group

## FEATURES

- Basic machine-language instructions71
- The minimum instruction execution time ............................ $0.5 \mu \mathrm{~s}$
(at 8 MHz oscillation frequency)
- Memory size

ROM
60 K bytes
RAM 2560 bytes

- Programmable input/output ports ............................................. 55
- Software pull-up resistors ................................................... Built-in
- Output ports ................................................................................ 8
- Input ports $\qquad$ 1
- Interrupts

17 sources, 16 vectors
External $\qquad$ 7 sources (includes key input interrupt)
Internal
9 sources
Software ............................................................... 1 source

- Timers

8 -bit $\times 3,16$-bit $\times 2$

- Serial interface

Serial I/O1. 8-bit $\times 1$ (UART or Clock-synchronous) Serial I/O2 8-bit $\times 1$ (Clock-synchronous)

- PWM output $\qquad$ - A/D converter ............. 10-bit $\times 8$ channels or 8 -bit $\times 8$ channels
- D/A converter
$\qquad$ ................................. 8 -bit $\times 2$ channels (used as DTMF and CTCSS function)
- LCD drive control circuit
$\qquad$
Duty . $1 / 2,1 / 3,1 / 4$
Common output 4
Segment output ............................................................... 40
- 2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
- Watchdog timer 14-bit $\times 1$
- Power source voltage

In high-speed mode (f(XIN) $=8 \mathrm{MHz}$ )
4.0 V to 5.5 V

In middle-speed mode $(f(X I N)=8 \mathrm{MHz}) \ldots \ldots . . . . . . . . . .2 .5 \mathrm{~V}$ to 5.5 V
In low-speed mode.................................................. 2.5 V to 5.5 V

- Power dissipation

In high-speed mode ....................................................Typ. 32 mW
$\left(f(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
n low-speed mode $\qquad$ Typ. $45 \mu \mathrm{~W}$
$\left(\mathrm{f}(\mathrm{XIN})=\right.$ stop, $\left.\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}, \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$


## APPLICATIONS

Camera, cordless phone, wireless application, household appliances, etc.

PIN CONFIGURATION (TOP VIEW)


Fig. 1 Pin configuration (Package type: PRQP0100JB-A)


Fig. 2 Pin configuration (Package type: PLQP0100KB-A)


Fig. 3 Functional block diagram

## PIN DESCRIPTION

Table 1 Pin description (1)

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { Vcc } \\ & \text { Vss } \end{aligned}$ | Power source | -Apply voltage of power source to Vcc, and 0 V to Vss. (For the limits of Vcc, refer to "Recommended operating conditions". |  |
| Vref | Analog reference voltage | -Reference voltage input pin for A/D converter and D/A converter. |  |
| AVss | Analog power source | -GND input pin for A/D converter and D/A converter. <br> -Connect to Vss. |  |
| RESET | Reset input | -Reset input pin for active "L". |  |
| XIN | Clock input Clock output | - Input and output pins for the main clock generating circuit. <br> -Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. <br> -If an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. A feedback resistor is built-in. |  |
| VL1-VL3 | LCD power source | -Input $0 \leq \mathrm{VL} 1 \leq \mathrm{VL2} \leq \mathrm{V}$ L3 voltage. <br> -Input $0-\mathrm{VL3}$ voltage to LCD . $(0 \leq \mathrm{VL} 1 \leq \mathrm{V} \mathrm{L} 2 \leq \mathrm{VL3}$ when a voltage is multiplied.) |  |
| $\mathrm{C} 1, \mathrm{C} 2$ | Charge-pump capacitor pin | -External capacitor pins for a voltage multiplier (3 times) of LCD control. |  |
| COM0-COM3 | Common output | -LCD common output pins. <br> -COM2 and COM3 are not used at $1 / 2$ duty ratio. <br> $\cdot \mathrm{COM} 3$ is not used at $1 / 3$ duty ratio. |  |
| SEG0-SEG17 | Segment output | $\bullet$ LCD segment output pins. |  |
| P00/SEG26P07/SEG33 | I/O port P0 | -8-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled. <br> -I/O direction register allows each 8-bit pin to be programmed as either input or output. | -LCD segment output pins |
| $\begin{aligned} & \text { P10/SEG34- } \\ & \text { P15/SEG39 } \end{aligned}$ | I/O port P1 | -6-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled. <br> -I/O direction register allows each 6-bit pin to be programmed as either input or output. |  |
| P16, P17 |  | -2-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -Pull-up control is enabled. |  |
| P20-P27 | I/O port P2 | -8-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -Pull-up control is enabled. | -Key input (key-on wake-up) interrupt input pins |
| $\begin{aligned} & \hline \text { P30/SEG18 - } \\ & \text { P37/SEG25 } \end{aligned}$ | Output port P3 | -8-bit output. <br> -CMOS 3-state output structure. <br> -Port output control is enabled. | -LCD segment output pins |

Table 2 Pin description (2)

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| P40 | I/O port P4 | -1-bit I/O port. <br> -CMOS compatible input level. <br> - N -channel open-drain output structure. <br> -I/O direction register allows this pin to be individually programmed as either input or output. |  |
| $\begin{aligned} & \text { P41/INT1, } \\ & \text { P42/INT2 } \end{aligned}$ |  | -7-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -Pull-up control is enabled. | -INTi interrupt input pins |
| P43/ф/TOUT |  |  | - System clock $\phi$ output pin <br> - Timer 2 output pin |
| $\begin{aligned} & \text { P44/RxD, } \\ & \text { P45/TxD, } \\ & \text { P46/SCLK1, } \\ & \text { P47/SRDY1 } \end{aligned}$ |  |  | - Serial I/O1 I/O pins |
| P50/PWM0, P51/PWM1 | I/O port P5 | -8-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -Pull-up control is enabled. | -PWM output pins |
| $\begin{aligned} & \text { P52/RTP0, } \\ & \text { P53/RTP1 } \end{aligned}$ |  |  | -Real time port output pins |
| P54/CNTR0, P55/CNTR1 |  |  | - Timer X, Y I/O pins |
| P56/DA1 |  |  | -D/A converter output pin |
| P57/ADT/DA2 |  |  | -D/A converter output pin <br> -A/D external trigger input pin |
| P6o/SIN2/ANo, P61/Sout2/AN1, P62/ScLK21/AN2, P63/ScLK22/AN3 | I/O port P6 | -8-bit I/O port. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -Pull-up control is enabled. | -A/D converter input pins <br> - Serial I/O2 I/O pins |
|  |  |  | -A/D converter input pins |
| $\begin{aligned} & \text { P64/AN4- } \\ & \text { P67/AN7 } \end{aligned}$ |  |  |  |
| P70/INT0 | Input port P7 | -1-bit input port. | -INT0 interrupt input pin |
| P71-P77 | I/O port P7 | -7-bit I/O port. <br> -CMOS compatible input level. <br> - N -channel open-drain output structure. <br> -I/O direction register allows each pin to be individually programmed as either input or output. |  |
| Xcout | Sub-clock output | - Sub-clock generating circuit I/O pins. <br> (Connect an oscillator. External clock cannot be used.) |  |
| XCIN | Sub-clock input |  |  |

## PART NUMBERING



Fig. 4 Part numbering

## GROUP EXPANSION

Renesas expands the 3826 group as follows.

## Memory Type

Support for One Time PROM version or EPROM version.

## Memory Size

| ROM size | 60 K bytes |
| :---: | :---: |
| RAM size | 2560 bytes |

RAM size 2560 bytes

## Packages

PRQP0100JB-A $\qquad$ 0.65 mm-pitch plastic molded QFP PLQP0100KB-A 0.5 mm -pitch plastic molded QFP 100D0 0.65 mm-pitch ceramic LCC (EPROM version)

## Memory Expansion Plan



Fig. 5 Memory expansion plan

Currently planning products are listed below.

Table 3 Support products
As of Sep. 2006

| Part number | ROM size (bytes) <br> ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |  |
| :--- | :---: | :---: | :--- | :--- | :---: |
| M3826AEFFP | 61440 <br> $(61310)$ | 2560 | PRQP0100JB-A | One Time RPOM version |  |
| M3826AEFGP |  |  | One Time PROM version |  |  |
| M3826AEFFS |  |  | EPROM version for development |  |  |

## FUNCTIONAL DESCRIPTION

 CENTRAL PROCESSING UNIT (CPU)The 3826 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.
The central processing unit (CPU) has six registers. Figure 6 shows the 740 Family CPU register structure.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as arithmetic data transfer, etc., are executed mainly through the accumulator.

## [Index Register X (X)]

The index register $X$ is an 8 -bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register $X$ and specifies the real address.

## [Index Register Y (Y)]

The index register $Y$ is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register $Y$ and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes " 0016 ". If the stack page selection bit is " 1 ", the high-order 8 bits becomes "0116".
Figure 7 shows the operations of pushing register contents onto the stack and popping them from the stack. Table 4 shows the push and pop instructions of accumulator or processor status register.
Store registers other than those described in Figure 7 with program when the user needs them during interrupts or subroutine calls.

## [Program Counter (PC)]

The program counter is a 16 -bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 6740 Family CPU register structure


Note: Condition for acceptance of an interrupt request here $\rightarrow$ Interrupt enable bit corresponding to each interrupt source is " 1 " Interrupt disable flag is " 0 "

Fig. 7 Register push and pop at interrupt generation and subroutine call
Table 4 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative ( N ) flag. In decimal mode, the Z , V , N flags are not valid.

- Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

- Bit 1: Zero flag (Z)

The Z flag is set to " 1 " if the result of an immediate arithmetic operation or a data transfer is " 0 ", and set to " 0 " if the result is anything other than " 0 ".

- Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".

- Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

- Bit 4: Break flag (B)

The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. When the BRK instruction is generated, the B flag is set to " 1 " automatically. When the other interrupts are generated, the B flag is set to " 0 ", and the processor status register is pushed onto the stack.

- Bit 5: Index X mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.

- Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set to " 1 " if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the V flag.

- Bit 7: Negative flag (N)

The N flag is set to " 1 " if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Instructions to set each bit of processor status register to " 0 " or " 1 "

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction setting to "1" | SEC | - | SEI | SED | - | SET | - | - |
| Instruction setting to "0" | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the system clock control bits, etc.
The CPU mode register is allocated at address 003B16.


Fig. 8 Structure of CPU mode register

## MEMORY <br> Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.
The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

## RAM area

| RAM size <br> (bytes) | Address <br> XXXX16 |
| :---: | :---: |
| 192 | $00 \mathrm{FF}_{16}$ |
| 256 | $013 \mathrm{~F}_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $023 \mathrm{~F}_{16}$ |
| 640 | 02BF $_{16}$ |
| 768 | $033 \mathrm{~F}_{16}$ |
| 896 | $03 \mathrm{BF}_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | 083F16 |
| 2560 | 0 A3F $_{16}$ |

ROM area

| ROM size (bytes) | Address YYYY16 | Address $\text { ZZZZ }{ }_{16}$ |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |



Fig. 9 Memory map diagram

| 000016 | Port P0 register (P0) | 002016 |  |
| :---: | :---: | :---: | :---: |
| 000116 | Port P0 direction register (POD) | 002116 | Timer X high-order register (TXH) |
| 000216 | Port P1 register (P1) | 002216 | Timer Y low-order register (TYL) |
| 000316 | Port P1 direction register (P1D) | 002316 | Timer Y high-order register (TYH) |
| 000416 | Port P2 register (P2) | 002416 | Timer 1 register (T1) |
| 000516 | Port P2 direction register (P2D) | 002516 | Timer 2 register (T2) |
| 000616 | Port P3 register (P3) | 002616 | Timer 3 register (T3) |
| 000716 | Port P3 output control register (P3C) | 002716 | Timer X mode register (TXM) |
| 000816 | Port P4 register (P4) | 002816 | Timer Y mode register (TYM) |
| 000916 | Port P4 direction register (P4D) | 002916 | Timer 123 mode register (T123M) |
| 000A16 | Port P5 register (P5) | 002A16 | Tout/¢ output control register (CKOUT) |
| 000B16 | Port P5 direction register (P5D) | 002B16 | PWM control register (PWMCON) |
| 000C16 | Port P6 register (P6) | 002C16 | PWM prescaler (PREPWM) |
| 000D16 | Port P6 direction register (P6D) | 002D16 | PWM register (PWM) |
| 000E16 | Port P7 register (P7) | 002E16 | CTSCSS timer (low) (CTCSSL) |
| 000F16 | Port P7 direction register (P7D) | 002F16 | CTSCSS timer (high) (CTCSSH) |
| 001016 |  | 003016 | DTMF high group timer (DTMFH) |
| 001116 |  | 003116 | DTMF low group timer (DTMFL) |
| 001216 |  | 003216 | DA1 conversion register (DA1) |
| 001316 |  | 003316 | DA2 conversion register (DA2) |
| 001416 | AD conversion low-order register (ADL) | 003416 | AD control register (ADCON) |
| 001516 | Key input control register (KIC) | 003516 | AD conversion high-order register (ADH) |
| 001616 | PULL register A (PULLA) | 003616 | DA control register (DACON) |
| 001716 | PULL register B (PULLB) | 003716 | Watchdog timer control register (WDTCON) |
| 001816 | Transmit/Receive buffer register (TB/RB) | 003816 | Segment output enable register (SEG) |
| 001916 | Serial I/O1 status register (SIO1STS) | 003916 | LCD mode register (LM) |
| 001A16 | Serial I/O1 control register (SIO1CON) | 003A16 | Interrupt edge selection register (INTEDGE) |
| 001B16 | UART control register (UARTCON) | 003B16 | CPU mode register (CPUM) |
| 001C16 | Baud rate generator (BRG) | 003C16 | Interrupt request register 1(IREQ1) |
| 001D16 | Serial I/O2 control register (SIO2CON) | 003D16 | Interrupt request register 2(IREQ2) |
| 001E16 | Reserved area (Note) | 003E16 | Interrupt control register 1(ICON1) |
| 001F16 | Serial I/O2 register (SIO2) | 003F16 | Interrupt control register 2(ICON2) |
| Note: Do not write to the addresses of reserved area. |  |  |  |

Fig. 10 Memory map of special function register (SFR)

## I/O PORTS

## Direction Registers

The I/O ports (ports P0, P1, P2, P4, P5, P6, P71-P77) have direction registers. Ports P16, P17, P4, P5, P6, and P71-P77 can be set to input mode or output mode by each pin individually. P00-P07 and P10-P15 are respectively set to input mode or output mode in a lump by bit 0 of the direction registers of ports P0 and P1 (see Figure 11)
When " 0 " is set to the bit corresponding to a pin, that pin becomes an input mode. When " 1 " is set to that bit, that pin becomes an output mode.
If data is read from a port set to output mode, the value of the port latch is read, not the value of the pin itself. A port set to input mode is floating. If data is read from a port set to input mode, the value of the pin itself is read. If a pin set to input mode is written to, only the port latch is written to and the pin remains floating.

## Port P3 Output Control Register

Bit 0 of the port P3 output control register (address 000716) enables control of the output of ports P30-P37.
When the bit is set to " 1 ", the port output function is valid.
When resetting, bit 0 of the port P3 output control register is set to " 0 " (the port output function is invalid) and pulled up.


Note: In ports set to output mode, the pull-up control bit becomes invalid and pull-up resistor is not connected.

Fig. 11 Structure of port P0 direction register, port P1 direction register


Fig. 12 Structure of port P3 output control register

## Pull-up Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P2, P4 to P6 can control pull-up with a program.
However, the contents of PULL register A and PULL register B do not affect ports set to output mode and the ports are no pulled up. The PULL register A setting is invalid for pins selecting segment output with the segment output enable register and the pins are not pulled up.


PULL register B
(PULLB : address 001716)
P41-P43 pull-up control bit P44-P47 pull-up control bit P50-P53 pull-up control bit P54-P57 pull-up control bit P60-P63 pull-up control bit P64-P67 pull-up control bit Not used " 0 " at reading)

0 : Disable
1 : Enable
Note: The contents of PULL register A and PULL register B do not affect ports set to output mode.

Fig. 13 Structure of PULL register A and PULL register B

Table 6 List of I/O port function (1)

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Diagram No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P00/SEG26- } \\ & \text { P07/SEG33 } \end{aligned}$ | Port P0 | Input/output, byte unit | CMOS compatible input level CMOS 3-state output | LCD segment output | PULL register A Segment output enable register | (1) <br> (2) |
| $\begin{aligned} & \text { P10/SEG34- } \\ & \text { P15/SEG39 } \end{aligned}$ | Port P1 | Input/output, 6-bit unit | CMOS compatible input level CMOS 3-state output | LCD segment output | PULL register A Segment output enable register | (1) (2) |
| P16, P17 |  | Input/output, individual bits | CMOS compatible input level CMOS 3-state output |  | PULL register A | (4) |
| P20-P27 | Port P2 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | Key input (key-on wake-up) interrupt input | PULL register A Interrupt control register 2 Key input control register |  |
| $\begin{aligned} & \text { P3o/SEG18- } \\ & \text { P37/SEG25 } \end{aligned}$ | Port P3 | Output | CMOS 3-state output | LCD segment output | Segment output enable register <br> Port P3 output control register | (3) |
| P40 | Port P4 | Input/output, individual bits | CMOS compatible input level N -channel open-drain output |  |  | (13) |
| $\begin{aligned} & \text { P41/INT1, } \\ & \text { P42/INT2 } \end{aligned}$ |  |  | CMOS compatible input level CMOS 3-state output | INTi interrupt input | Interrupt edge selection register | (4) |
| P43/¢/Tout |  |  |  | Timer 2 output <br> System clock $\phi$ output | PULL register B Timer 123 mode register Tout/ $\phi$ output control register | (12) |
| $\begin{aligned} & \text { P44/RXD, } \\ & \text { P45/TXD, } \\ & \text { P46/SCLK1, } \\ & \text { P47/SRDY1 } \end{aligned}$ |  |  |  | Serial I/O1 I/O | PULL register B <br> Serial I/01 control register Serial I/O1 status register UART control register | (5) |
|  |  |  |  |  |  | (6) |
|  |  |  |  |  |  | (7) |
|  |  |  |  |  |  | (8) |
| P50/PWM0, P51/PWM1 | Port P5 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output | PWM output | PULL register B PWM control register | (10) |
| P52/RTP0, P53/RTP1 |  |  |  | Real time port output | PULL register B Timer X mode register | (9) |
| P54/CNTR0 |  |  |  | Timer X I/O | PULL register B Timer X mode register | (11) |
| P55/CNTR1 |  |  |  | Timer Y input | PULL register B <br> Timer Y mode register | (14) |
| P56/DA1 |  |  |  | DA1 output DTMF input | PULL register B DA control register | (15) |
| $\begin{aligned} & \text { P57/ADT/ } \\ & \text { DA2 } \end{aligned}$ |  |  |  | DA2 output CTCSS output A/D external trigger input | PULL register B DA control register AD control register | (15) |

Table 7 List of I/O port function (2)

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRS | Diagram No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P6o/SIN2/ANo | Port P6 | Input/ output, individual bits | CMOS compatible input level CMOS 3-state output | A/D converter input Serial I/O2 I/O | PULL register B AD control register Serial I/O2 control register | (17) |
| $\begin{aligned} & \text { P61/SOUT2/ } \\ & \text { AN1 } \end{aligned}$ |  |  |  |  |  | (18) |
| $\begin{aligned} & \text { P62/ScLK21/ } \\ & \text { AN2 } \end{aligned}$ |  |  |  |  |  | (19) |
| $\begin{aligned} & \hline \text { P63/ScLK22 / } \\ & \text { AN3 } \end{aligned}$ |  |  |  |  |  | (20) |
| $\begin{aligned} & \text { P64/AN4- } \\ & \text { P67/AN7 } \end{aligned}$ |  |  |  | A/D converter input | AD control register PULL register B | (16) |
| P70/INT0 | Port P7 | Input | CMOS compatible input level | INTo interrupt input | Interrupt edge selection register | (23) |
| P71-P77 |  | Input/ output, individual bits | CMOS compatible input level <br> N -channel open-drain output |  |  | (13) |
| COM0-COM3 | Common | Output | LCD common output |  | LCD mode register | (21) |
| SEG0-SEG17 | Segment | Output | LCD segment output |  |  | (22) |

Notes 1: How to use double-function ports as function I/O pins, refer to the applicable sections.
2: Make sure that the input level at each pin is either 0 V or Vcc before execution of the STP instruction. When an electric potential is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate and power source current may increase.

(2) Ports P00, P10

(3) Port P3


(5) Port P44


Fig. 14 Port block diagram (1)
(6) Port P45
(7) Port P46

(8) Port P47
(9) Ports P52,P53

(10) Ports P50, P51
(11) Port P54


Fig. 15 Port block diagram (2)


Fig. 16 Port block diagram (3)

(19) Port P62

(20) Port P63

(21) $\mathrm{COM}_{\mathrm{O}}-\mathrm{COM}_{3}$

(22) SEG0-SEG17

(23) Port P70

Data bus


Fig. 17 Port block diagram (4)

## INTERRUPTS

Interrupts occur by seventeen sources: seven external, nine internal, and one software. When an interrupt request is accepted, the program branches to the interrupt jump destination address set in the vector address (see Table 8).

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is accepted if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set to " 0 " or " 1 " by program.
Interrupt request bits can be set to " 0 " by program, but cannot be set to "1" by program.
The BRK instruction interrupt and reset cannot be disabled with any flag or bit. When the interrupt disable (I) flag is set to " 1 ", all interrupt requests except the BRK instruction interrupt and reset are not accepted.
When several interrupt requests occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt jump destination address is read from the vector table into the program counter.
3. The interrupt disable flag is set to " 1 " and the corresponding interrupt request bit is set to " 0 ".

Table 8 Interrupt vector addresses and priority

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Interrupt Source} \& \multirow[b]{2}{*}{Priority} \& \multicolumn{2}{|l|}{Vector Addresses (Note 1)} \& \multirow[t]{2}{*}{Interrupt Request Generating Conditions} \& \multirow[t]{2}{*}{Remarks} <br>
\hline \& \& High \& Low \& \& <br>
\hline Reset (Note 2) \& 1 \& FFFD16 \& FFFC16 \& At reset \& Non-maskable <br>
\hline INTo \& 2 \& FFFB16 \& FFFA16 \& At detection of either rising or falling edge of INT0 input \& External interrupt (active edge selectable) <br>
\hline INT1 \& 3 \& FFF916 \& FFF816 \& At detection of either rising or falling edge of INT1 input \& External interrupt (active edge selectable) <br>
\hline Serial I/O1 reception \& 4 \& FFF716 \& FFF616 \& At completion of serial I/O1 data reception \& Valid when serial I/O1 is selected <br>
\hline Serial I/O1 transmission \& 5 \& FFF516 \& FFF416 \& At completion of serial I/O1 transmit shift or when transmission buffer is empty \& Valid when serial I/O1 is selected <br>
\hline Timer X \& 6 \& FFF316 \& FFF216 \& At timer X underflow \& <br>
\hline Timer Y \& 7 \& FFF116 \& FFF016 \& At timer Y underflow \& <br>
\hline Timer 2 \& 8 \& FFEF16 \& FFEE16 \& At timer 2 underflow \& <br>
\hline Timer 3 \& 9 \& FFED16 \& FFEC16 \& At timer 3 underflow \& <br>
\hline CNTR0 \& 10 \& FFEB16 \& FFEA16 \& At detection of either rising or falling edge of CNTRo input \& External interrupt (active edge selectable) <br>
\hline CNTR1 \& 11 \& FFE916 \& FFE816 \& At detection of either rising or falling edge of CNTR1 input \& External interrupt (active edge selectable) <br>
\hline Timer 1 \& 12 \& FFE716 \& FFE616 \& At timer 1 underflow \& <br>
\hline INT2 \& 13 \& FFE516 \& FFE416 \& At detection of either rising or falling edge of INT2 input \& External interrupt (active edge selectable) <br>
\hline Serial I/O2 \& 14 \& FFE316 \& FFE216 \& At completion of serial I/O2 data transmission or reception \& Valid when serial I/O2 is selected <br>
\hline Key input (Key-on wake-up) \& 15 \& FFE116 \& FFE016 \& At falling of conjunction of input level for port P2 (at input mode) \& External interrupt (valid at falling) <br>
\hline ADT

_- \& 16 \& FFDF16 \& FFDE16 \& At falling edge of ADT input \& Valid when ADT interrupt is selected External interrupt (valid at falling) <br>
\hline A/D- converersion \& \& \& \& At completion of $\overline{\mathrm{A}} / \overline{\mathrm{D}}$ conversion \& Valid when $\bar{A} / \bar{D}$ interrupt is se $\overline{\text { elected }}$ <br>
\hline BRK instruction \& 17 \& FFDD16 \& FFDC16 \& At BRK instruction execution \& Non-maskable software interrupt <br>
\hline
\end{tabular}

Notes1: Vector addresses contain interrupt jump destination addresses.
2: Reset is not an interrupt. Reset has the higher priority than all interrupts.

## -Notes on interrupts

When setting the followings, the interrupt request bit may be set to "1".
-When switching external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X mode register (address 2716)
Timer Y mode register (address 2816)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: Interrupt source selection bit of AD control register (bit 6 of address 3416)

When not requiring for the interrupt occurrence synchronous with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2)Set the interrupt edge select bit (polarity switch bit) or the interrupt source selection bit.
(3)Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
(4)Set the corresponding interrupt enable bit to "1" (enabled).


Fig. 18 Interrupt control


Fig. 19 Structure of interrupt-related registers

## Key Input Interrupt (Key-on Wake Up)

The key input interrupt is enabled when any of port P2 is set to input mode and the bit corresponding to key input control register is set to " 1 ".
A Key input interrupt request is generated by applying " $L$ " level voltage to any pin of port P2 of which key input interrupt is en-
abled. In other words, it is generated when AND of input level goes from " 1 " to " 0 ". A connection example of using a key input interrupt is shown in Figure 20, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20-P23.


Fig. 20 Connection example when using key input interrupt and port P2 block diagram

The key input interrupt is controlled by the key input control register and the port direction register. When enabling the key input interrupt, set " 1 " to the key input control bit. A key input can be accepted from pins set as the input mode in ports P20-P27.


Fig. 21 Structure of key input control register

## TIMERS

The 3826 group has five timers: timer X , timer Y , timer 1, timer 2, and timer 3. Timer $X$ and timer $Y$ are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.
All timers are down count timers. When the timer reaches " 0 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".


Fig. 22 Timer block diagram

## Timer X

Timer X is a 16 -bit timer and is equipped with the timer latch. The division ratio of timer $X$ is given by $1 /(n+1)$, where $n$ is the value in the timer latch. Timer X is a down-counter. When the contents of timer X reach " 000016 ", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the timer X interrupt request bit is set to " 1 ".
Timer $X$ can be selected in one of four modes by the timer $X$ mode register and can be controlled the timer X write and the real time port.

## (1) Timer mode

The timer counts $\mathrm{f}(\mathrm{XIN}) / 16$ (or $\mathrm{f}(\mathrm{XCIN}) / 16$ in low-speed mode).

## (2) Pulse output mode

Each time the timer underflows, a signal output from the CNTRo pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the P54/CNTR0 pin to output mode (set "1" to bit 4 of port P5 direction register).

## (3) Event counter mode

The timer counts signals input through the CNTRo pin.
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the P54/ CNTRo pin to input mode (set " 0 " to bit 4 of port P5 direction register).

## (4) Pulse width measurement mode

The count source is $f(X I N) / 16$ (or $f\left(X_{C I N}\right) / 16$ in low-speed mode). If CNTR0 active edge switch bit is " 0 ", the timer counts while the input signal of CNTRo pin is at " H ". If it is " 1 ", the timer counts while the input signal of CNTRo pin is at " L ". When using a timer in this mode, set the P54/CNTRo pin to input mode (set "0" to bit 4 of port P5 direction register).
-Read and write to timer X high-order, low-order registers
When reading and writing to the timer X high-order and low-order registers, be sure to read/write both the timer X high- and low-order registers.
When reading the timer X high-order and low-order registers, read the high-order register first. When writing to the timer X high-order and low-order registers, write the low-order register first. The timer $X$ cannot perform the correct operation if the next operation is performed.
-Write operation to the high- or low-order register before reading the timer X low-order register
-Read operation from the high- or low-order register before writing to the timer X high-order register

## -Timer X Write Control

Which write control can be selected by the timer X write control bit (bit 0 ) of the timer X mode register (address 002716), writing data to both the latch and the timer at the same time or writing data only to the latch. When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the timer $X$ register and the timer is updated at next underflow. After reset, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the timer X register. The write operation is independent of timer X count operation, operating or stopping.
When the value is written in latch only, a value is simultaneously set to the timer $X$ and the timer $X$ latch if the writing in the highorder register and the underflow of timer X are performed at the same timing. Unexpected value may be set in the high-order timer on this occasion.

## -Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to " 1 " after set of the real time port data, data are output independent of the timer X operation.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X . Before using this function, set the P52/RTP0, P53/RTP1 pins to output mode (set "1" to bits 2, 3 of port P5 direction register).

## Note on CNTRo interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.


Fig. 23 Structure of timer X mode register

## Timer Y

Timer Y is a 16 -bit timer and is equipped with the timer latch. The division ratio of timer $Y$ is given by $1 /(n+1)$, where $n$ is the value in the timer latch. Timer Y is a down-counter. When the contents of timer $Y$ reach "000016", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the timer $Y$ interrupt request bit is set to " 1 ".
Timer Y can be selected in one of four modes by the timer Y mode register.

## (1) Timer mode

The timer counts $f(\mathrm{XIN}) / 16$ (or $\mathrm{f}(\mathrm{XCIN}) / 16$ in low-speed mode).

## (2) Period measurement mode

CNTR1 interrupt request is generated at rising or falling edge of CNTR1 pin input signal. Simultaneously, the value in timer $Y$ latch is reloaded in timer Y and timer Y continues counting down. Except for this, the operation in period measurement mode is the same as in timer mode
The timer value just before the reloading at rising or falling of CNTR1 pin input signal is retained until the next valid edge is input.
The rising or falling timing of CNTR1 pin input signal can be discriminated by CNTR1 interrupt. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

## (3) Event counter mode

The timer counts signals input through the CNTR1 pin.
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

## (4) Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

## -Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the value of the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the value of CNTR1 active edge switch bit.


Timer Y mode register (TYM : address 002816)

Not used ("0" at reading)
Timer Y operating mode bits b5 b4
0 0: Timer mode
0 1: Period measurement mode
10 : Event counter mode
1 : Pulse width HL continuously measurement mode
CNTR1 active edge switch bit
0 : Count at rising edge in event counter mode Measure the falling edge to falling edge period in period measurement mode Falling edge active for CNTR 1 interrupt
1 : Count at falling edge in event counter mode Measure the rising edge period in period measurement mode
Rising edge active for CNTR1 interrupt
Timer Y stop control bit
0 : Count start
1: Count stop

Fig. 24 Structure of timer Y mode register

## Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8 -bit timers and are equipped with the timer latch. The count source for each timer can be selected by the timer 123 mode register.
The division ratio of each timer is given by $1 /(n+1)$, where $n$ is the value in the timer latch. All timers are down-counters. When the contents of the timer reach "0016", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".
When a value is written to the timer 1 register and the timer 3 register, a value is simultaneously set as the timer latch and the timer. When the timer 1 register, the timer 2 register, or the timer 3 register is read, the count value of the timer can be read.

## -Timer 2 Write Control

Which write can be selected by the timer 2 write control bit (bit 2) of the timer 123 mode register (address 002916), writing data to both the latch and the timer at the same time or writing data only to the latch. When the operation "writing data only to the latch" is selected, the value is set to the timer 2 latch by writing data to the timer 2 register and the timer 2 is updated at next underflow. After reset, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the timer 2 latch and the timer 2 at the same time by writing data to the timer 2 register.
If the value is written in latch only, a value is simultaneously set to the timer 2 and the timer 2 latch when the writing in the highorder register and the underflow of timer 2 are performed at the same timing.

## - Timer 2 Output Control

When the timer 2 (TOUT) output is enabled by the Tout $\phi$ output enable bit and the TOUT/ $\phi$ output selection bit, an inversion signal from the Tout pin is output each time timer 2 underflows.
In this case, set the P43/ $\phi /$ TOUT pin to output mode (set " 1 " to bit 3 of port P4 direction register).

## ■Note on Timer 1 to Timer 3

When the count source of timers 1 to 3 is changed, the timer counting value may become arbitrary value because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3 , when timer 1 is written, the counting value of timer 2 or timer 3 may become undefined value because a thin pulse is generated in timer 1 output.
Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.


Timer 123 mode register (T123M :address 002916)

Tout output active edge switch bit
0 : Start at "H" output
1 : Start at "L" output
Tout/ $\phi$ output enablel bit
0 : Tout/ф output disabled
1 : Tout/ $\phi$ output enabled
Timer 2 write control bit
0 : Write data in latch and counter
1 : Write data in latch only
Timer 2 count source selection bit
0 : Timer 1 output signal
1 : $\mathrm{f}(\mathrm{XIN}) / 16$
(or $f(X \mathrm{XcIn}) / 16$ in low-speed mode)
Timer 3 count source selection bit
0 : Timer 1 output signal
$1: f(X i n) / 16$
(or $f\left(X_{\text {CIn }}\right) / 16$ in low-speed mode)
Timer 1 count source selection bit
$0: f(X i n) / 16$
(or f(XCIN)/16 in low-speed mode)
1 : f(XCIN)
Not used ("0" at reading)

Note: System clock $\phi$ is $f\left(\mathrm{X}_{\mathrm{CIN}}\right) / 2$ in the low-speed mode.

Fig. 25 Structure of timer 123 mode register

## SERIAL INTERFACE Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode is selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register to "1".
For clock synchronous serial I/O mode, the transmitter and the re-
ceiver must use the same clock as an operation clock.
When an internal clock is selected as an operation clock, transmit or receive is started by a write signal to the transmit buffer register.
When an external clock is selected as an operation clock, serial I/ O1 becomes the state where transmit or receive can be performed by a write signal to the transmit buffer register. Transmit and receive are started by input of an external clock.


Fig. 26 Block diagram of clock synchronous serial I/O1


Fig. 27 Operation of clock synchronous serial I/O1 function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) is selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer regis-
ter, but the two buffers have the same address (001816) in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.
The transmit buffer can also hold the next data to be transmitted during transmitting, and the receive buffer register can hold received one-byte data while the next one-byte data is being received.


Fig. 28 Block diagram of UART serial I/O1


Fig. 29 Operation of UART serial I/O1 function

## [Transmit Buffer/Receive Buffer Register (TB/ RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is writeonly and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is " 0 ".

## [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O1 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is set to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set to " 1 ". A write signal to the serial I/O1 status register sets all the error flags (OE, PE, FE, and SE) (bit 3 to bit 6, respectively) to " 0 ". Writing " 0 " to the serial I/O1 enable bit (SIOE) also sets all the status flags to " 0 ", including the error flags.
All bits of the serial I/O1 status register are set to " 0 " at reset, but if the transmit enable bit of the serial I/O1 control register has been set to " 1 ", the transmit shift register shift completion flag and the transmit buffer empty flag become " 1 ".

## [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

## [UART Control Register (UARTCON)] 001B16

The UART control register consists of the bits which set the data format of a data transmit and receive, and the bit which sets the output structure of the $\mathrm{P} 45 / \mathrm{TxD}$ pin.

## [Baud Rate Generator (BRG)] 001C16

The baud rate generator is the 8 -bit counter equipped with a reload register. Set the division value of the BRG count source to the baud rate generator.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## ■Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O1 transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronous with the transmission enabled, take the following sequence.
(1)Set the serial I/O1 transmit interrupt enable bit to "0" (disabled). (2) Set the transmit enable bit to " 1 ".
(3)Set the serial I/O1 transmit interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).


1: $f(X \mathbb{I N}) / 4$
Serial I/O1 synchronous clock selection bit (SCS)
0 : BRG output divided by 4 when clock synchronous serial 1/O is selected.
BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous serial I/O is selected.
External clock input divided by 16 when UART is selected.
$\overline{\text { SRDY1 }}$ output enable bit (SRDY)
0 : P47 pin operates as ordinary I/O pin
1: P47 pin operates as Srdy1 output pin
Transmit interrupt source selection bit (TIC)
0: Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0 : Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0 : Receive disabled
1: Receive enabled
Serial I/O1 mode selection bit (SIOM)
0 : Asynchronous serial I/O (UART)
1: Clock synchronous serial I/O
Serial I/O1 enable bit (SIOE)
0: Serial I/O1 disabled
(pins P44-P47 operate as ordinary I/O pins)
1: Serial I/O1 enabled
(pins P44-P47 operate as serial I/O pins)

Fig. 30 Structure of serial I/O1 control registers

## Serial I/O2

Serial I/O2 can be used only for clock synchronous serial I/O.
For serial I/O2, the transmitter and the receiver must use the same clock as a synchronous clock. When an internal clock is selected as a synchronous clock, the serial I/O2 is initialized and, transmit and receive is started by a write signal to the serial I/O2 register.
When an external clock is selected as an synchronous clock, the serial I/O2 counter is initialized by a write signal to the serial I/O2 register, serial I/O2 becomes the state where transmission or reception can be performed. Write to the serial I/O2 register while SclK21 is "H" state when an external clock is selected as an synchronous clock.
Either P62/ScLK21 or P63/ScLK22 pin can be selected as an output pin of the synchronous clock. In this case, the pin that is not selected as an output pin of the synchronous clock functions as a I/ O port.

## [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight control bits for the serial I/O2 functions. After setting to this register, write data to the serial I/O2 register and start transmit and receive.


Fig. 31 Structure of serial I/O2 control register


Fig. 32 Block diagram of serial I/O2 function

## -Serial I/O2 Operating

The serial I/O2 counter is initialized to "7" by writing to the serial I/O2 register.
After writing, whenever a synchronous clock changes from " H " to " L ", data is output from the SOUT2 pin. Moreover, whenever a synchronous clock changes from " L " to " H ", data is taken in from the SIN2 pin, and 1 bit shift of the serial I/O2 register is carried out simultaneously.
When the internal clock is selected as a synchronous clock, it is as follows if a synchronous clock is counted 8 times.
-Serial I/O2 counter = "0"
-Synchronous clock stops in "H" state
-Serial I/O2 interrupt request bit = "1"
The Sout2 pin is in a high impedance state after transfer is completed.

When the external clock is selected as a synchronous clock, if a synchronous clock is counted 8 times, the serial I/O2 interrupt request bit is set to " 1 ", and the Sout2 pin holds the output level of D7. However, if a synchronous clock continues being input, the shift of the serial I/O2 register is continued and transmission data continues being output from the SOUT2 pin.


Serial I/O2 interrupt request bit = " 1 "
Notes 1: When the internal clock is selected as the synchronous clock, the divide ratio can be selected by setting bits 0 to 2 of the serial I/O2 control register.
2: When the internal clock is selected as the synchronous clock, the Sout2 pin goes to high impedance after transfer completion.
3: When the external clock is selected as the synchronous clock, the Sout2 pin keeps D7 output level after transfer completion. However, if synchronous clocks input are carried on, the transmit data will be output continuously from the Sout2 pin because shifts of serial I/O2 shift register is continued as long as synchronous clocks are input.

Fig. 33 Timing of serial I/O2 function

## PULSE WIDTH MODULATION (PWM)

The 3826 group has a PWM function with an 8 -bit resolution, using $f(X I N)$ or $f(X I N) / 2$ as a count source.

## Data Setting

The PWM output pins are shared with ports P50 and P51. Set the PWM period by the PWM prescaler, and set the period during which the output pulse is an " H " by the PWM register.
If PWM count source is $f(X I N)$ and the value in the PWM prescaler is n and the value in the PWM register is m (where $\mathrm{n}=0$ to 255 and $m=0$ to 255) :
PWM period $=255 \times(n+1) / f(X I N)$

$$
=31.875 \times(n+1) \mu s(w h e n f(X I N)=8 M H z)
$$

Output pulse "H" period $=$ PWM period $\times \mathrm{m} / 255$

$$
\begin{aligned}
= & 0.125 \times(n+1) \times m \mu s \\
& (\text { when } f(\text { XIN })=8 M H z)
\end{aligned}
$$

## PWM Operation

When either bit 1 (PWMo function enable bit) or bit 2 (PWM1 function enable bit) of the PWM control register or both bits are enabled, operation starts from initializing status, and pulses are output starting at " H ". When one PWM output is enabled and that the other PWM output is enabled, PWM output which is enabled to output later starts pulse output from halfway of PWM period (see Figure 37).
When the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.


Fig. 34 Timing of PWM cycle


Fig. 35 Block diagram of PWM function


Fig. 36 Structure of PWM control register


Fig. 37 PWM output timing when PWM register or PWM prescaler is changed

## A/D CONVERTER [AD Conversion Low-Order Register (ADL)] 001416 <br> [AD Conversion High-Order Register (ADH)] 003516

The AD conversion registers are read-only registers that store the result of an $A / D$ conversion. When reading this register during an A/D conversion, the previous conversion result is read.
The high-order 8 bits of a conversion result is stored in the AD conversion high-order register (address 003516), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the AD conversion low-order register (address 001416).
Bit 0 of the AD conversion low-order register is the conversion mode selection bit. When this bit is set to " 0 ", that becomes the 10 -bit A/D mode. When this bit is set to " 1 ", that becomes the 8 -bit A/D mode.

## [AD Control Register (ADCON)] 003416

The AD control register controls the A/D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 indicates the completion of an A/D conversion. The value of this bit remains at " 0 " during an A/D conversion, then it is set to " 1 " when the A/D conversion is completed. Writing " 0 " to this bit starts the A/D conversion.
Bit 4 is the Vref input switch bit which controls connection of the resistor ladder and the reference voltage input pin (VREF). The resistor ladder is always connected to VREF when bit 4 is set to " 1 ". When bit 4 is set to " 0 ", the resistor ladder is cut off from VREF except for $A / D$ conversion performed. When bit 5 , which is the AD external trigger valid bit, is set to " 1 ", $A / D$ conversion starts also by a falling edge of an ADT input. When using an A/D external trigger, set the P57/ADT pin to input mode (set "0" to bit 7 of port P5 direction register).

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and Vref by 256 (when 8-bit A/D mode) or 1024 (when 10bit $A / D$ mode), and outputs the divided voltages.

## Channel Selector

The channel selector selects one of the input ports P67/AN7-P60/ANo.

## Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the AD conversion register. When an $A / D$ conversion is completed, the control circuit sets the AD conversion completion bit and the A/D conversion interrupt request bit to " 1 ".
Note that because the comparator consists of a capacitor coupling, set $f($ XIN ) to 500 kHz or more during an A/D conversion. Use the clock divided from the main clock f(XIN) as the system clock $\phi$.


Fig. 38 Structure of A/D converter-related registers

## -10-bit reading

(Read address 003516, then 001416)

AD conversion high-order register

(ADH: Address 003516)
AD conversion low-order register
(ADL: Address 001416)


Note : Bits 0 to 5 of address 001416 become " 0 " at reading.
-8 -bit reading
(Read only address 003516)

AD conversion high-order register


Fig. 39 Read of AD conversion register


Fig. 40 A/D converter block diagram

## D/A Converter

The 3826 group has a D/A converter with 8 -bit resolution and 2 channels (DA1, DA2).
The D/A converter is started by setting the DTMF/DA1 selection bit and the CTCSS/DA2 selection bit to "0" and setting the value in the DA conversion register. When the DTMF/DA1 output enable bit and the CTCSS/DA2 output enable bit is set to "1", the result of D/ A conversion is output from the corresponding DA1 pin or DA2 pin. When using the D/A converter, set the P56/DA1 pin and the P57/ DA2 pin to input mode (set " 0 " to bits 6,7 of port P5 direction register) and the pull-up resistor should be in the OFF state previously.
The output analog voltage V is determined by the value n (base 10) in the DA conversion register as follows:

> V=VREF $\times \mathrm{n} / 256(\mathrm{n}=0$ to 255$)$
> Where VREF is the reference voltage.

At reset, the DA conversion registers are set to "0016", the DTMF/ DA1 output enable bit and the CTCSS/DA2 output enable bit are set to "0", and the P56/DA1 pin and the P57/DA2 pin goes to high impedance state. The D/A converter is not buffered, so connect an external buffer when driving a low-impedance load.

## ■ Note on applied voltage to Vref pin

When the P56/DA1 pin and the P57/DA2 pin are used as an I/O port, be sure to apply Vcc to Vref pin.
When these pins are used as D/A conversion output pins, the Vcc level is recommended for the applied voltage to Vref pin. When the voltage below Vcc level is applied, the D/A conversion accuracy may be worse.


Fig. 41 Structure of DA control register


Fig. 42 Block diagram of D/A converter

## DTMF Function (Dual Tone Multi Frequency)

DTMF function is used to output the result which generated automatically the waveform of sine wave of two kinds of different frequency, and added two kinds of this sine wave as an analog value.
DTMF output waveform can be output from DA1 pin. DTMF waveform is output by setting "1" (enabled) to the DTMF/DA1 output enable bit (bit 0 of address 003616), and setting " 1 " to the DTMF/ DA1 selection bit (bit 2 of address 003616). At this time, set " 0 " (input state) to the direction register of ports P56/DA1 pin and pull-up resistor to be OFF state.
In order to set two kinds of frequency which generates DTMF waveform, write a value in the DTMF high group timer and the DTMF low group timer, respectively. The value written in each above-mentioned timer is $n$, the sine wave of the following frequency can be generated.
$f=\frac{f(X I N) / 2}{(n+1) \times 32}(H z)$

Set "0616" or more to the DTMF high group timer and the DTMF low group timer. After reset release, " 0616 " is automatically set to them.

The digital value for one period of high group and low group output is shown in Figure 43.
DTMF output is automatically input to high-order 6 bits of the D/A1 conversion register as 6 -bit D/A data. The low-order 2 bits of the D/A1 conversion register are fixed to the value written in the D/A1 conversion register.
Moreover, only the sine wave of high group can be output by setting " 1 " to the bit 4 of the D/A control register. By setting " 1 " to the bit 5 of the D/A control register similarly, only the sine wave of low group can be output. Writing to the DTMF high group timer and the DTMF low group timer can also be changed to "writing to latch and timer simultaneously" by setting " 1 " to the bit 6 of the D/A con trol register. "Writing to only latch" is set after reset release. If the D/A1 conversion register is read when the DTMF function is selected,the digital value of DTMF output can be read.


Fig. 43 Waveform data of high group and low group

## Low Groupt Frequency, High Group

 FrequencyLow group frequency and high group frequency are as follows.
(1) Low group frequency

- 697 Hz
- 770 Hz
- 852 Hz
- 941 Hz
(2) High group frequency
- 1209 Hz
- 1336 Hz
- 1477 Hz
- 1633 Hz

Table 9 shows the example of frequency accuracy (at $f(X I N)=4$ MHz ).

Table 9 Example of frequency accuracy (at $f(X i N)=4 M H z)$


High group frequency

Fig. 44 Key matrix of telephone and rating frequency

| Rating frequency (Hz) | n (Timer value) | Output frequency (Hz) | Error frequency (Hz) | Deviation (\%) |
| :---: | :---: | :---: | :---: | :---: |
| 697 | 89 | 694.4 | -2.6 | -0.367 |
| 770 | 80 | 771.6 | 1.6 | 0.208 |
| 852 | 72 | 856.2 | 4.2 | 0.488 |
| 941 | 65 | 946.9 | 5.9 | 0.630 |
| 1209 | 51 | 1201.9 | -7.1 | -0.580 |
| 1336 | 46 | 1329.7 | -6.3 | -0.460 |
| 1477 | 41 | 1488.1 | 11.1 | 0.750 |
| 1633 | 37 | 1644.7 | 11.7 | 0.720 |

## CTCSS Function <br> (Continuous Tone-Controlled Squelch System)

The CTCSS function is used to generate the sine wave of single frequency automatically. The CTCSS output waveform can be output from DA2 pin. CTCSS waveform is outputted by setting "1" to the CTCSS/DA2 output enable bit (bit 1 of address 003616), and setting " 1 " to the CTCSS/DA2 selection bit (bit 3 of address 003616). In order to set the frequency of CTCSS output, value is written in the CTCSS timer. The CTCSS timer consists of a 10-bit timer. When writing a value to the CTCSS timer, write the low-order byte first.

When reading a value from the CTCSS timer, read the high-order byte first. By the value written in the CTCSS timer is $n$, the sine wave of the following frequency is generated.
$f=\frac{f(X I N) / 2}{(n+1) \times 64}(H z)$
Set " 00616 " or more to the CTCSS timer. " 0016 " is automatically set to the high-order of the CTCSS timer and " 0616 " is automatically set to the low-order of the CTCSS timer after reset release.
The amplitude of CTCSS output is obtained by the following formula.
$C=\frac{\text { Vcc }}{2}$
If the D/A2 conversion register is read when the CTCSS function is selected, the digital value of CTCSS output can be read.

Table 10 shows the example of frequency accuracy (at $f($ XIN $)=4$ MHz ).

Table 10 Example of frequency accuracy (at $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ )

| Rating frequency (Hz) | n (Timer value) | Output frequency (Hz)] | Error frequency (Hz) | Deviation (\%) |
| :---: | :---: | :---: | :---: | :---: |
| 67.0 | 465 | 67.06 | 0.06 | 0.089 |
| 77.0 | 405 | 76.97 | -0.03 | -0.038 |
| 88.5 | 352 | 88.53 | 0.027 | 0.030 |
| 100.0 | 312 | 99.84 | -0.16 | -0.160 |
| 107.2 | 291 | 107.02 | -0.18 | -0.167 |
| 114.8 | 271 | 114.89 | 0.09 | 0.078 |
| 123.0 | 253 | 123.03 | 0.03 | 0.026 |
| 131.8 | 236 | 131.86 | 0.06 | 0.043 |
| 141.3 | 220 | 141.40 | 0.10 | 0.073 |
| 151.4 | 192 | 151.70 | 0.30 | 0.198 |
| 162.2 | 179 | 173.92 | -0.28 | -0.174 |
| 173.8 | 167 | 186.01 | -0.19 | -0.109 |
| 186.2 | 143 | 202.92 | -0.19 | -0.101 |
| 203.5 | 133 | 218.53 | 0.43 | -0.284 |
| 218.1 | 124 | 250.00 | -0.39 | 0.198 |
| 233.6 |  |  | -0.30 | -0.167 |
| 250.3 |  |  |  | -0.120 |



Fig. 45 Equivalent connection circuit of D/A converter

## LCD DRIVE CONTROL CIRCUIT

The 3826 group has the Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Voltage multiplier
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.
Up to 160 pixels can be controlled for LCD display. When the LCD
enable bit is set to "1" (LCD ON) after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 11 Maximum number of display pixels at each duty ratio

| Duty ratio | Maximum number of display pixel |
| :---: | :--- |
| 2 | 80 dots <br> or 8 segment LCD 10 digits |
| 3 | 120 dots <br> or 8 segment LCD 15 digits |
| 4 | 160 dots <br> or 8 segment LCD 20 digits |


mode register
(LM : address 003916)
Duty ratio selection bits
b1b0
00 : Not used
$01: 2$ duty (use COM $0, \mathrm{COM}_{1}$ )
$10: 3$ duty (use COMo-COM2
$11: 4$ duty (use $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ )
Bias control bit
$0: 1 / 3$ bias
$1: 1 / 2$ bias
LCD enable bit
0 : LCD OFF
1 : LCD ON
Voltage multiplier control bit
0 : Voltage multiplier disable
1 : Voltage multiplier enable
$L C D$ circuit divider division ratio selection bits
b6b5
00 : Clock input
01 : 2 division of Clock input
$10: 4$ division of Clock input
11:8 division of Clock input
LCDCK count source selection bit (Note)
$0: f($ XCIN $) / 32$
1: $\mathrm{f}(\mathrm{XIN}) / 8192$ ( $\mathrm{f}(\mathrm{XcIN}) / 8192$ in low-speed mode)
Note : LCDCK is a clock for a LCD timing controller.

Fig. 46 Structure of segment output enable register and LCD mode register


## Voltage Multiplier (3 Times)

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1.
Set each bit of the segment output enable register and the LCD mode register in the following order for operating the voltage multiplier.

1. Set the segment output enable bits (bits 0 to 5 ) of the segment output enable register to " 0 " or " 1 ".
2. Set the duty ratio selection bits (bits 0 and 1), the bias control bit (bit 2), the LCD circuit divider division ratio selection bits (bits 5 and 6), and the LCDCK count source selection bit (bit 7) of the LCD mode register to " 0 " or " 1 ".
3. Set the LCD output enable bit (bit 6) of the segment output enable register to "1" (enabled). Apply the limit voltage or less to the VL1 pin.
4. Set the voltage multiplier control bit (bit 4) of the LCD mode register to " 1 " (voltage multiplier enabled). However, be sure to select $1 / 3$ bias for bias control.
When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.

## -Notes on Voltage Multiplier

When using the voltage multiplier, apply the limit voltage or less to the VL1 pin, then set the voltage multiplier control bit to "1" (enabled).
When not using the voltage multiplier, set the LCD output enable bit to " 1 ", then apply proper voltage to the LCD power input pins (VL1-VL3). When the LCD output enable bit is set to " 0 " (disabled) (during reset is included), the VL3 pin is connected to VCc inside of this microcomputer. When the voltage exceeding Vcc is applied to VL3, apply VL3 voltage after setting the LCD output enable bit to "1" (enabled).

## Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 12 according to the bias value.
Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 12 Bias control and applied voltage to VL1-VL3

| Bias value | Voltage value |
| :---: | :--- |
| $1 / 3$ bias | VL3=VLCD <br> VL2 $=2 / 3 ~ V L C D ~$ |
|  | VL1 $=1 / 3$ VLCD |

Note : VLCD is the maximum value of supplied voltage for the LCD panel.


Fig. 48 Example of circuit at each bias

## Common Pin and Duty Ratio Control

The common pins (СОМо-COM 3 ) to be used are determined by duty ratio.
Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).
After reset, the Vcc (VL3) voltage is output from the common pins.

Table 13 Duty ratio control and common pins used

| Duty <br> ratio | Duty ratio selection bits |  | Common pins used |
| :---: | :---: | :---: | :--- |
|  | Bit 1 | Bit 0 |  |
| 2 | 0 | 1 | COM0, COM1 (Note 1) |
| 3 | 1 | 0 | $\mathrm{COM}-\mathrm{COM} 2$ (Note 2) |
| 4 | 1 | 1 | $\mathrm{COM} 0-\mathrm{COM} 3$ |

Notes 1: COM 2 and COM 3 are open.
2: COM 3 is open.

## Segment Signal Output Pins

Segment signal output pins are classified into the segment-only pins (SEG0-SEG17), the segment or output port pins (SEG18SEG25), and the segment or I/O port pins (SEG26-SEG39).
Segment signals are output according to the bit data of the LCD RAM corresponding to the duty ratio. After reset, a VCC (=VL3) voltage is output to the segment-only pins and the segment/output port pins are the high impedance condition and pulled up to Vcc (=VL3) voltage.
Also, the segment///O port pins (SEG26-SEG39) are set to input mode as I/O ports, and VCC (=VL3) is applied to them by pull-up resistor.

## LCD Display RAM

Addresses 004016 to 005316 are the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

## LCD Drive Timing

The frequency of internal signal LCDCK decided LCD drive timing and the frame frequency can be determined with the following equation:
$f($ LCDCK $)=\frac{\text { (frequency of count source for LCDCK) }}{\text { (divider division ratio for LCD) }}$
Frame frequency $=\frac{f(\text { LCDCK })}{\text { duty ratio }}$

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{COM}_{3}$ | COM2 | COM1 | COMo | COM3 | COM2 | COM1 | COM0 |
| 004016 | SEG1 |  |  |  | SEGo |  |  |  |
| 004116 | SEG3 |  |  |  | SEG2 |  |  |  |
| 004216 | SEG5 |  |  |  | SEG4 |  |  |  |
| 004316 | SEG7 |  |  |  | SEG6 |  |  |  |
| 004416 | SEG9 |  |  |  | SEG8 |  |  |  |
| 004516 | SEG11 |  |  |  | SEG10 |  |  |  |
| 004616 | SEG13 |  |  |  | SEG12 |  |  |  |
| 004716 | SEG15 |  |  |  | SEG14 |  |  |  |
| 004816 | SEG17 |  |  |  | SEG16 |  |  |  |
| 004916 | SEG19 |  |  |  | SEG18 |  |  |  |
| 004A16 | SEG21 |  |  |  | SEG20 |  |  |  |
| 004B16 | SEG23 |  |  |  | SEG22 |  |  |  |
| 004C16 | SEG25 |  |  |  | SEG24 |  |  |  |
| 004D16 | SEG27 |  |  |  | SEG26 |  |  |  |
| 004E16 | SEG29 |  |  |  | SEG28 |  |  |  |
| 004F16 | SEG31 |  |  |  | SEG30 |  |  |  |
| 005016 | SEG33 |  |  |  | SEG32 |  |  |  |
| 005116 | SEG35 |  |  |  | SEG34 |  |  |  |
| 005216 | SEG37 |  |  |  | SEG36 |  |  |  |
| 005316 | SEG39 |  |  |  | SEG38 |  |  |  |

Fig. 49 LCD display RAM map


Fig. 50 LCD drive waveform ( $1 / 2$ bias)


Fig. 51 LCD drive waveform ( $1 / 3$ bias)

## Watchdog Timer

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software runaway).
The watchdog timer consists of an 8-bit watchdog timer $L$ and a 6bit watchdog timer H . At reset or writing to the watchdog timer control register (address 003716), the watchdog timer is set to "3FFF16". When any data is not written to the watchdog timer control register (address 003716) after reset, the watchdog timer is stopped. The watchdog timer starts to count down from "3FFF16" by writing to the watchdog timer control register and an internal reset occurs at an underflow. Accordingly, when using the watchdog timer function, write the watchdog timer control register before an underflow. The watchdog timer does not function when writing to the watchdog timer control register has not been done after reset. When not using the watchdog timer, do not write to it. When the watchdog timer control register is read, the following values are read:

- value of high-order 6-bit counter
- value of STP instruction disable bit
- value of count source selection bit.

When the STP instruction disable bit is " 0 ", the STP instruction is enabled. The STP instruction is disabled when this bit is set to " 1 ". If the STP instruction which is disabled is executed, it is processed as an undefined instruction, so that a reset occurs internally.
This bit can be set to " 1 " but cannot be set to " 0 " by program. This bit is " 0 " after reset.
When the watchdog timer H count source selection bit is " 0 ", the detection time is set to 8.19 s at $\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ and 32.768 ms at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$.
When the watchdog timer H count source selection bit is " 0 ", the detection time is set to 32 ms at $\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ and $128 \mu \mathrm{~s}$ at $f(X I N)=8 \mathrm{MHz}$. There is no difference in the detection time between the middle-speed mode and the high-speed mode.


Note: This is the bit 7 of CPU mode register and is used to switch the middle-/high-speed mode and low-speed mode.

Fig. 52 Block diagram of watchdog timer


Fig. 53 Structure of watchdog timer control register


Fig. 54 Timing of reset output

## Tout/ф OUTPUT FUNCTION

The system clock $\phi$ or timer 2 divided by 2 (Tout output) can be output from port P43 by setting the TOUT/ $\phi$ output enable bit of the timer 123 mode register and the TOUT/ $\phi$ output control register. Set the P43/ф/TOUT pin to output mode (set " 1 " to bit 3 of port P4 direction register) when outputting TOUT $/ \phi$.


Timer 123 mode register (T123M : address 002916)

Tout output active edge switch bit
0 : Start at "H" output
1 : Start at "L" output
Tout/ $\phi$ output enable bit
0 : Tout/\$ output disabled
1 : Tout/ $\phi$ output enabled
Timer 2 write control bit
0 : Write data in latch and timer
1 : Write data in latch only
Timer 2 count source selection bit
0 : Timer 1 output
1 : $f(X \operatorname{Iin}) / 16$
(or $\mathrm{f}(\mathrm{XCIN}) / 16$ in low-speed mode)
Timer 3 count source selection bit
0 : Timer 1 output
1 : $\mathrm{f}(\mathrm{Xin}) / 16$
(or $\mathrm{f}\left(\mathrm{X}_{\mathrm{cIN}}\right) / 16$ in low-speed mode)
Timer 1 count source selection bit
0 : f(Xin)/16
(or $\mathrm{f}(\mathrm{XCIN}) / 16$ in low-speed mode)
1 : $\mathrm{f}(\mathrm{XClin})$
Not used ("0" at reading)

Fig. 55 Structure of Tout/ $\phi$ output-related registers

## RESET CIRCUIT

When the power source voltage is within limits, and main clock XIn-Xout is stable, or a stabilized clock is input to the XIN pin, if the RESET pin is held at an "L" level for $2 \mu$ s or more, the microcomputer is in an internal reset state. Then the $\overline{\text { RESET }}$ pin is returned to an " H " level, reset is released after approximate 8200 cycles of $f($ Xin $)$, the program in address FFFD16 (high-order byte)
and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc(min.) for the power source voltage of $\operatorname{Vcc}(m i n$.$) .$
*Vcc(min.) $=$ Minimum value of power supply voltage limits applied to Vcc pin


Fig. 56 Example of reset circuit


Fig. 57 Reset Sequence


Fig. 58 Internal state of microcomputer immediately after reset

## CLOCK GENERATING CIRCUIT

The 3826 group has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub-clock Xcin-Xcout oscillation circuit. An oscillation circuit can be formed by connecting an oscillator between XIN and Xout (XCIN and Xcout). Use the circuit constants in accordance with the oscillator manufacturer's recommended values. A feed-back resistor exists on-chip (An external feed-back resistor may be needed depending on conditions.). However, an external feed-back resistor is needed between XCIN and Xcout since a resistor does not exist between them.
To supply a clock signal externally, input it to the XIN pin and make the Xout pin open. The sub-clock oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external oscillator to oscillate.
Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins go to high-impedance state.

## Frequency Control <br> (1) Middle-speed mode

The clock input to the XIN pin is divided by 8 and it is used as the system clock $\phi$.
After reset, this mode is selected.

## (2) High-speed mode

The clock input to the XIN pin is divided by 2 and it is used as the system clock $\phi$.

## (3) Low-speed mode

- The clock input to the XCIN pin is divided by 2 and it is used as the system clock $\phi$.
- A low-power consumption operation can be realized by stopping the main clock in this mode. To stop the main clock, set the main clock stop bit of the CPU mode register to " 1 ".
When the main clock is restarted, after setting the main clock stop bit to " 0 ", set enough time for oscillation to stabilize by program.
Note: If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/highspeed and low-speed, set the frequency in the condition that $f(X I N)>3 \cdot f(X C I N)$.


## Oscillation Control <br> (1) Stop mode

If the STP instruction is executed, the system clock $\phi$ stops at an "H" level, and main and sub clock oscillators stop.
In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2. Before the STP instruction, set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits are set to timer 1, high-order 8 bits are set to timer 2). Either $f(X I N)$ or $f(X C I N)$ divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.
The bits of the timer 123 mode register except bit 4 are set to " 0 ". Set the timer 1 and timer 2 interrupt enable bits to " 0 " before executing the STP instruction.
Oscillation restarts at reset or when an external interrupt is received, but the system clock $\phi$ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize when a ceramic resonator is used.

## (2) Wait mode

If the WIT instruction is executed, only the system clock $\phi$ stops at an "H" state. The states of main clock and sub clock are the same as the state before the executing the WIT instruction, and oscillation does not stop. Since supply of internal clock $\phi$ is started immediately after the interrupt is received, the instruction can be executed immediately.


Fig. 59 Oscillator circuit


Fig. 60 External clock input circuit


Notes 1: When using the sub clock for the system clock $\phi$, set the Xc switch bit to " 1 ".
2: Although a feed-back resistor exists on-chip, an external feed-back resistor may be needed depending on conditions.

Fig. 61 Clock generating circuit block diagram


Fig. 62 State transitions of system clock

## NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is " 1 ". After a reset, initialize flags (T flag, D flag, etc.) which affect program execution.

## Interrupt

When the contents of an interrupt request bits are changed by the program, execute a BBC or BBS instruction after at least one instruction. This is for preventing executing a BBC or BBS instruction to the contents before change.

## Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative $(\mathrm{N})$, overflow $(\mathrm{V})$, and zero (Z) flags are invalid.

## Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
The execution of these instructions does not change the contents of the processor status register.

## Ports

Use instructions such as LDM and STA, etc., to set the port direction registers.
The contents of the port direction registers cannot be read.
The following cannot be used:

- LDA instruction
- The memory operation instruction when the T flag is " 1 "
- The bit-test instruction (BBC or BBS, etc.)
- The read-modify-write instruction (calculation instruction such as ROR etc., bit manipulation instruction such as CLB or SEB etc.)
- The addressing mode which uses the value of a direction register as an index


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1".
The TxD pin of serial I/O1 retains the level then after transmission is completed.
In serial I/O2 selecting an internal clock, the Sout2 pin goes to high impedance state after transmission is completed.
In serial I/O2 selecting an external clock, the SouT2 pin retains the level then after transmission is completed.

## A/D Converter

The input to the comparator is combined by internal capacitors. Therefore, since conversion accuracy may be worse by losing of an electric charge when the conversion speed is not enough, make sure that $f(X I N)$ is at least 500 kHz during an $A / D$ conversion.
The normal operation of A/D conversion cannot be guaranteed when performing the next operation:
-When writing to CPU mode register during A/D conversion operation
-When writing to AD control register during A/D conversion operation
-When executing STP instruction or WIT instruction during A/D conversion operation

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the system clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The frequency of the system clock $\phi$ depends on the main clock division ratio selection bit and the system clock selection bit.

## NOTES ON USE Countermeasures Against Noise

(1) Shortest wiring length
(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm ).

## - Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 63 Wiring for the RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.
- Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

N.G.

O.K.

Fig. 64 Wiring for clock I/O pins
(2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 65 Bypass capacitor across the Vss line and the Vcc line

## (3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.
Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## - Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.
(1) Keeping oscillator away from large current signal lines

(2) Installing oscillator away from signal lines where potential levels change frequently


Fig. 66 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently
(4) Analog input

The analog input pin is connected to the capacitor of a comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A/D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A/D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.
(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A-D conversion accuracy, and the amount of proof of noise incorrect operation may differ from the ideal values.
When these products are used switching, perform system evaluation for each product of every after confirming product specification.
(6) Wiring to VpP pin of One Time PROM version and EPROM version Connect an approximately $5 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series.

Note: Even when a circuit which included an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason
The VPP pin of the PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.


Fig. 67 Wiring for the VPP pin of One Time PROM

## NOTES ON USE <br> Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM pro-grammer in the user ROM area.

Table 14 Special programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| PRQP0100JB-A | PCA4738F-100A |
| PLQP0100KB-A | PCA4738G-100A |
| 100D0 | PCA4738L-100A |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 68 is recommended to verify programming.


Caution : The screening temperature is far higher than the storage temperature. Never expose to $150^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 68 State transitions of system clock

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS
Table 15 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. <br> When an input voltage is measured, output transistors are cut off. | -0.3 to 7.0 | V |
| Vı | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P70-P77 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 7.0 | V |
| VI | Input voltage $\mathrm{C}_{1}, \mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ |  | -0.3 to 7.0 | V |
| Vo | Output voltage P00-P07, P10-P15, P30-P37 | At output port | -0.3 to Vcc | V |
|  |  | At segment output | -0.3 to VL3 | V |
| Vo | $\begin{aligned} \hline \text { Output voltage P16, P17, P20-P27, P40-P47, } \\ \text { P50-P57, P60-P67, P71-P77 } \end{aligned}$ |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage VL3 |  | -0.3 to 7.0 | V |
| Vo | Output voltage VL2, SEG0-SEG17 |  | -0.3 to VL3 | V |
| Vo | Output voltage XOUT |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

Table 16 Recommended operating conditions (1)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | High-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | 4.0 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | 2.5 | 5.0 | 5.5 |  |
|  |  | Low-speed mode | 2.5 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  |  | 0 |  | V |
| VREF | A/D, D/A conversion reference voltage |  | 2.0 |  | Vcc | V |
| AVss | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage AN0-AN7 |  | AVss |  | Vcc | V |
| VIH | "H" input voltage | $\begin{aligned} & \text { P00-P07, P10-P17, P40, P43, P45, P47, P50-P53, } \\ & \text { P56, P61, P64-P67, P71-P77 } \end{aligned}$ | 0.7 Vcc |  | Vcc | V |
| VIH | "H" input voltage | $\begin{aligned} & \text { P20-P27, P41, P42, P44, P46, P54, P55, P57, P60, } \\ & \text { P62, P63, P70 } \end{aligned}$ | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | RESET | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage | XIN | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P00-P07, P10-P17, P40, P43, P45, P47, P50-P53, } \\ & \text { P56, P61, P64-P67, P71-P77 } \end{aligned}$ | 0 |  | 0.3 Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P20-P27, P41, P42, P44, P46, P54, P55, P57, P60, } \\ & \text { P62, P63, P70 } \end{aligned}$ | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | RESET | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XIN | 0 |  | 0.2 Vcc | V |

Table 17 Recommended operating conditions（2）
（ $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$ ，unless otherwise noted）

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P00－P07，P10－P17，P20－P27，P30－P37（Note 1） |  |  | －20 | mA |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P41－P47，P50－P57，P60－P67（Note 1） |  |  | －20 | mA |
| ミlOL（peak） | ＂L＂total peak output current | P00－P07，P10－P17，P20－P27，P30－P37（Note 1） |  |  | 20 | mA |
| ミlOL（peak） | ＂L＂total peak output current | P41－P47，P50－P57，P60－P67（Note 1） |  |  | 20 | mA |
| $\Sigma \mathrm{IOL}$（peak） | ＂L＂total peak output current | P40，P71－P77（Note 1） |  |  | 80 | mA |
| ミ lOH （avg） | ＂H＂total average output current | P00－P07，P10－P17，P20－P27，P30－P37（Note 1） |  |  | －10 | mA |
| इ $\mathrm{IOH}(\mathrm{avg}$ ） | ＂H＂total average output current | P41－P47，P50－P57，P60－P67（Note 1） |  |  | －10 | mA |
| इloL（avg） | ＂L＂total average output current | P00－P07，P10－P17，P20－P27，P30－P37（Note 1） |  |  | 10 | mA |
| ElOL（avg） | ＂L＂total average output current | P41－P47，P50－P57，P60－P67（Note 1） |  |  | 10 | mA |
| 「 OL （avg） | ＂L＂total average output current | P40，P71－P77（Note 1） |  |  | 40 | mA |
| IOH （peak） | ＂H＂peak output current | P00－P07，P10－P15，P30－P37（Note 2） |  |  | －1．0 | mA |
| IOH （peak） | ＂H＂peak output current | $\begin{aligned} & \text { P16, P17, P20-P27, P41-P47, P50-P57, P60-P67 } \\ & \text { (Note 2) } \end{aligned}$ |  |  | －5．0 | mA |
| IOL（peak） | ＂L＂peak output current | P00－P07，P10－P15，P30－P37（Note 2） |  |  | 5.0 | mA |
| IOL（peak） | ＂L＂peak output current | $\begin{aligned} & \text { P16, P17, P20-P27, P41-P47, P50-P57, P60-P67 } \\ & \text { (Note 2) } \end{aligned}$ |  |  | 10 | mA |
| IOL（peak） | ＂L＂peak output current | P40，P71－P77（Note 2） |  |  | 20 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | ＂H＂average output current | P00－P07，P10－P15，P30－P37（Note 3） |  |  | －0．5 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | ＂H＂average output current | $\begin{aligned} & \text { P16, P17, P20-P27, P41-P47, P50-P57, P60-P67 } \\ & \text { (Note 3) } \end{aligned}$ |  |  | －2．5 | mA |
| IOL（avg） | ＂L＂average output current | P00－P07，P10－P15，P30－P37（Note 3） |  |  | 2.5 | mA |
| IOL（avg） | ＂L＂average output current | $\begin{aligned} & \text { P16, P17, P20-P27, P41-P47, P50-P57, P60-P67 } \\ & \text { (Note 3) } \end{aligned}$ |  |  | 5.0 | mA |
| IOL（avg） | ＂L＂average output current | P40，P71－P77（Note 3） |  |  | 10 | mA |

Notes1：The total output current is the sum of all the currents flowing through all the applicable ports．The total average current is an average value measured over 100 ms ．The total peak current is the peak value of all the currents．
2：The peak output current is the peak current flowing in each port．
3：The average output current is an average value measured over 100 ms ．
Table 18 Recommended operating conditions（3）
（Vcc＝ 2.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$ ，unless otherwise noted）

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| f（CNTRo） <br> f（CNTR1） | Input frequency for timers X and Y （duty cycle 50\％） | $(4.0 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V})$ |  |  | 4.0 | MHz |
|  |  | $(\mathrm{VCC} \leq 4.0 \mathrm{~V})$ |  |  | $\left\lvert\, \begin{gathered} (2 \times V c c) \\ -4 \end{gathered}\right.$ | MHz |
| $f(X I N)$ | Main clock input oscillation frequency （Note 1） | High－speed mode $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | High－speed mode $(2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V})$ |  |  | $\begin{array}{\|c} (4 \times \mathrm{Vcc}) \\ -8 \end{array}$ | MHz |
|  |  | Middle－speed mode |  |  | 8.0 | MHz |
| f （XCIN） | Sub－clock input oscillation frequency（Notes 1，2） |  |  | 32.768 | 50 | kHz |

Notes1：When the oscillation frequency has a duty cycle of $50 \%$ ．
2：When using the microcomputer in low－speed mode，make sure that the sub－clock input oscillation frequency on condition that $f(X C I N)<f(X I N) / 3$ ．

## ELECTRICAL CHARACTERISTICS

Table 19 Electrical characteristics (1)
(Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P15, P30-P37 | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-0.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| VOH | "H" output voltageP16, P17, P20-P27, P41-P47, P50-P57,P60-P67 | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\mathrm{IOH}=-1.5 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \\ & \hline \end{aligned}$ | Vcc-0.8 |  |  | V |
| Vol | "L" output voltage <br> P00-P07, P10-P15, P30-P37 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=1.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| Vol | " L " output voltageP16, P17, P20-P27, P41-P47, P50-P57,P60-P67 | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=3.0 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| VoL | "L" output voltage P40, P71-P77 | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
| V $\mathrm{T}_{+}$- V $\mathrm{T}_{-}$ | Hysteresis <br> INT0-INT2, ADT, CNTR0, CNTR1, P20-P27 |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis Sclk, RxD, SIN2 |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{-}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | $\begin{aligned} & \text { "H" input current } \\ & \text { P00-P07, P10-P17, P20-P27, P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77 } \end{aligned}$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | ```"L" input current P00-P07,P10-P17, P20-P27,P41-P47, P50-P57, P60-P67``` | $\begin{aligned} & \hline \mathrm{VI}=\mathrm{Vss} \\ & \text { Pull-ups "off" } \\ & \hline \end{aligned}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VI}=\mathrm{VSS}$ <br> Pull-ups "on" | -60.0 | -120.0 | -240.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}, \mathrm{VI}=\mathrm{VsS}$ <br> Pull-ups "on" | -6.0 | -25.0 | -45.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current P40, P70-P77 |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| ILOAD | Output load current P30-P37 | Vcc = 5.0 V, Vo = Vcc, Pullup ON Output transistors "off" | -60.0 | -120.0 | -240.0 | $\mu \mathrm{A}$ |
|  |  | Vcc = 2.5 V, Vo = Vcc, Pullup ON Output transistors "off" | -6.0 | -25.0 | -45.0 | $\mu \mathrm{A}$ |
| ILEAK | Output leak current P30-P37 | Vo = Vcc, Pullup OFF Output transistors "off" |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  | Vo = Vss, Pullup OFF Output transistors "off" |  |  | -5.0 | $\mu \mathrm{A}$ |

Table 20 Electrical characteristics (2)
(Vcc =2.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VRam | RAM retention voltage | At clock stop mode |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | - High-speed mode, Vcc = 5 V $\begin{aligned} & f(X I N)=8 \mathrm{MHz} \\ & f(X \mathrm{XIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" <br> A/D converter in operating |  |  | 6.4 | 13 | mA |
|  |  | - High-speed mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" A/D converter stop |  |  | 1.6 | 3.2 | mA |
|  |  | - Low-speed mode, Vcc $=5 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\begin{aligned} & f(\mathrm{XIN})=\text { stopped } \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ <br> Output transistors "off" |  |  | 35 | 70 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 20 | 40 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, Vcc $=3 \mathrm{~V}, \mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ $\mathrm{f}(\mathrm{XIN})=\text { stopped }$ $f(X \mathrm{CIN})=32.768 \mathrm{kHz}$ <br> Output transistors "off" |  |  | 15 | 22 | $\mu \mathrm{A}$ |
|  |  | - Low-speed mode, $\mathrm{VcC}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 4.5 | 9.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 |  |
| VL1 | Power source voltage | When using voltage multiplier |  | 1.3 | 1.8 | 2.3 | V |
| IL1 | Power source current <br> (VL1) <br> (Note) | V L1 $=1.8 \mathrm{~V}$ |  |  | 4.0 |  | $\mu \mathrm{A}$ |

Note: When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is " 1 ".

## A/D CONVERTER CHARACTERISTICS

Table 21 A/D converter characteristics
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=500 \mathrm{kHz}$ to 8 MHz , in middle/high-speed mode unless otherwise noted) 8 -bit A/D mode (when conversion mode selection bit (bit 0 of address 001416) is " 1 ")

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=\mathrm{VREF}=2.7$ to 5.5 V |  |  | $\pm 2$ | LSB |
| tCONV | Conversion time | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  |  | $\begin{gathered} 12.5 \\ (\text { Note }) \end{gathered}$ | $\mu \mathrm{S}$ |
| RLadder | Ladder resistor |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current | Vref $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog port input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note: When the internal trigger is used in the middle-speed mode, the max. value of tconv is $14 \mu \mathrm{~S}$.

Table 22 A/D converter characteristics
(VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=500 \mathrm{kHz}$ to 8 MHz , in middle/high-speed mode unless otherwise noted) 10-bit A/D mode (when conversion mode selection bit (bit 0 of address 001416) is " 0 ")

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 10 | Bits |
| - | Absolute accuracy (excluding quantization error) | $\mathrm{VCC}=\mathrm{VREF}=2.7$ to 5.5 V |  |  | $\pm 4$ | LSB |
| tCONV | Conversion time | $f(X \mathrm{IN})=8 \mathrm{MHz}$ |  |  | $\begin{gathered} 15.5 \\ (\text { Note }) \end{gathered}$ | $\mu \mathrm{S}$ |
| Rladder | Ladder resistor |  | 12 | 35 | 100 | k $\Omega$ |
| IVREF | Reference power source input current | Vref $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog port input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note: When the internal trigger is used in the middle-speed mode, the max. value of tconv is $17 \mu \mathrm{~S}$.

## D/A CONVERTER CHARACTERISTICS

Table 23 D/A converter characteristics
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{VREF}, \mathrm{Vss}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, in middle/high-speed mode unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy | $\mathrm{VCC}=\mathrm{VREF}=5 \mathrm{~V}$ |  |  | 1.0 | \% |
|  |  | $\mathrm{VCC}=\mathrm{VREF}=2.7 \mathrm{~V}$ |  |  | 2.0 | \% |
| tsu | Setting time |  |  | 3 |  | $\mu \mathrm{s}$ |
| Ro | Output resistor |  | 1 | 2.5 | 4 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current | (Note) |  |  | 3.2 | mA |

Note: Using one D/A converter, with the value in the D/A conversion register of the other D/A converter being " 0016 ", and excluding currents flowing through the $A / D$ resistance ladder.

## TIMING REQUIREMENTS

Table 24 Timing requirements 1
(Vcc = 4.0 to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | us |
| tc(Xin) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twH(Xin) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 250 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | 105 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 105 |  |  | ns |
| twH(INT) | INT0 to INT2 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT2 input "L" pulse width | 80 |  |  | ns |
| tc(ScLk1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| twH(ScLK1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-ScLK1) | Serial I/O1 input set up time | 220 |  |  | ns |
| th(Sclki-RxD) | Serial I/O1 input hold time | 100 |  |  | ns |
| tc(ScLK2) | Serial I/O2 clock input cycle time (Note) | 1000 |  |  | ns |
| twH(Sclk2) | Serial I/O2 clock input "H" pulse width (Note) | 400 |  |  | ns |
| twL(ScLK2) | Serial I/O2 clock input "L" pulse width (Note) | 400 |  |  | ns |
| tsu(SIN2-Sclk $)$ | Serial I/O2 input set up time | 200 |  |  | ns |
| th(Sclk2-SIN2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: When bit 6 of address 001A16 is " 1 ".
Divide this value by four when bit 6 of address 001 A16 is " 0 ".

Table 25 Timing requirements 2
(Vcc = 2.5 to 4.0 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{S}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 500/(Vcc-2) |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 250/(Vcc-2)-20 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 250/(Vcc-2)-20 |  |  | ns |
| twH(INT) | INT0 to INT2 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0 to INT2 input "L" pulse width | 230 |  |  | ns |
| tc(Sclki) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| twH(ScLk1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLki) | Serial I/O1 input set up time | 400 |  |  | ns |
| th(ScLK1-RxD) | Serial I/O1 input hold time | 200 |  |  | ns |
| tc(Sclk2) | Serial I/O2 clock input cycle time (Note) | 2000 |  |  | ns |
| twH(ScLK2) | Serial I/O2 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(SIN2-ScLk2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(ScLK2-SIN2) | Serial I/O2 input hold time | 300 |  |  | ns |

Note: When bit 6 of address 001 A 16 is " 1 ".
Divide this value by four when bit 6 of address 001 A 16 is " 0 ".

## SWITCHING CHARACTERISTICS

## Table 26 Switching characteristics 1

( $\mathrm{Vcc}=4.0$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLk1) | Serial I/O1 clock output "H" pulse width | tc (SCLK1)/2-30 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock output "L" pulse width | tc (SCLK1)/2-30 |  |  | ns |
| td(ScLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  | 140 | ns |
| tv(ScLK1-TxD) | Serial I/O1 output valid time (Note 1) | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 30 | ns |
| tf(ScLK1) | Serial I/O1 clock output falling time |  |  | 30 | ns |
| twH(ScLk2) | Serial I/O2 clock output "H" pulse width | tc (SCLK2)/2-160 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock output "L" pulse width | tc (SCLK2)/2-160 |  |  | ns |
| td(SCLK2-Sout2) | Serial I/O2 output delay time |  |  | $0.2 \times$ tc (SCLK2) | ns |
| tv(SCLK2-Sout2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tf(Sclk2) | Serial I/O2 clock output falling time |  |  | 40 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 10 | 30 | ns |

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: Xout and Xcout pins are excluded.

Table 27 Switching characteristics 2
(Vcc = 2.5 to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twH(ScLK1) | Serial I/O1 clock output "H" pulse width | tc (SCLK1)/2-50 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock output "L" pulse width | tc (SCLK1)/2-50 |  |  | ns |
| td(ScLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  | 350 | ns |
| tv(ScLk1-TxD) | Serial I/O1 output valid time (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK1) | Serial I/O1 clock output rising time |  |  | 50 | ns |
| tf(ScLK1) | Serial I/O1 clock output falling time |  |  | 50 | ns |
| twH(ScLk2) | Serial I/O2 clock output "H" pulse width | tc (SCLK2)/2-240 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock output "L" pulse width | tc (SCLK2)/2-240 |  |  | ns |
| td(Sclı2-Sout2) | Serial I/O2 output delay time |  |  | $0.2 \times$ tc (SCLK2) | ns |
| tv(Sclk2-Sout2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tf(ScLK2) | Serial I/O2 clock output falling time |  |  | 50 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  | 20 | 50 | ns |

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: Xout and Xcout pins are excluded.


Note: When P71-P77, P40 and bit 4 of the UART control register (address 001B16) is " 1 " (N-channel opendrain output mode).

Fig. 69 Circuit for measuring output switching characteristics


Fig. 70 Timing diagram

## PACKAGE OUTLINE




### 3.3 Notes on use

### 3.3.1 Notes on programming

(1) Processor status register
(1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the $T$ and $D$ flags because they have an important effect on calculations.

- Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is " 1 ".


Fig. 3.3.1 Initialization of processor status register
(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of $(S+1)$. If necessary, execute the PLP instruction to return the PS to its original status.


Fig. 3.3.3 Stack memory contents after PHP instruction execution

## (2) Decimal calculations

## ■ Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

Notes on status flag in decimal mode
When decimal mode is selected, the values of three of the flags in the status register (the N , V , and Z flags) are invalid after a ADC or SBC instruction is executed.
The carry flag (C) is set to " 1 " if a carry is generated as a result of the calculation, or is cleared to " 0 " if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to " 1 " before each calculation.


Fig. 3.3.4 Status flag at decimal calculations

## (3) Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode ( $D$ ) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.
(4) JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

## (5) BRK instruction

When the BRK instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

- Interrupt request bit and interrupt enable bit are set to "1".
- Interrupt disable flag (I) is set to "1" to disable interrupt.


## (6) Read-modify-write instruction

Do not execute a read-modify-write instruction to the read invalid address (memory and SFR). The read-modify-write instruction operates in the following sequence: read one-byte of data from memory, modify the data, write the data back to original memory. The following instructions are classified as the read-modify-write instructions in the 740 Family.
-Bit management instructions: CLB, SEB
-Shift and rotate instructions: ASL, LSR, ROL, ROR, RRF
-Add and subtract instructions: DEC, INC
-Logical operation instructions (1's complement): COM
Add and subtract/logical operation instructions (ADC, SBC, AND, EOR, and ORA) when T flag = " 1 " operate in the way as the read-modify-write instruction. Do not execute the read invalid memory and SFR.

## [Reason]

When the read-modify-write instruction is executed to read invalid memory and SFR, the instruction may cause the following consequence: the instruction reads unspecified data from the memory due to the read invalid condition. Then the instruction modifies this unspecified data and writes the data to the memory. The result will be random data written to the memory or some unexpected event.
(7) Instruction execution time

Each instruction execution time is obtained from the cycle time of system clock $\phi$ multiplied by the number of instruction cycles listed in the machine instruction table. Note that the cycle time of system clock $\phi$ is defined by the system clock division ratio selection bit and the system clock selection bit.

### 3.3.2 Notes on I/O port

(1) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction (Note), the value of the unspecified bit may be changed.

## - Reason

I/O ports can be set to input or output mode in a bit unit. When reading or writing are performed to the port $\mathrm{Pi}(\mathrm{i}=0-7)$ register, the microcomputer operates as follows.
-Port in input mode
-Read-access: reads pin's level (The contents of port latch and pin's level are unrelated.)
-Write-access: writes data to port latch (The contents of port latch and pin's level are unrelated.)
-Port in output mode
-Read-access: reads port latch (The contents of port latch and pin's level are unrelated.)
-Write-access: writes data to port latch (The contents of port latch are output from the pin.)
The bit managing instructions are read-modify-write form instructions (refer to "3.3.1 Notes on programming (6)") for reading and writing data by a byte unit.
Therefore, when the bit managing instructions are executed to the port set to input mode, the instruction read the pin's states, modify the specification bit, and then write data to the port latch. At this time, if the contents of the original port latch are different from the pins's level, the contents of the port latch of bit which is not specified by instruction will change.
In addition to this, if the bit managing instructions are executed to the port Pi register in order to setting output data when port Pi is configured as a mixed input and output port, the contents of the port latch of bit in the input mode which is not specified by instruction may change.

Note: Bit managing instructions: SEB instruction, CLB instruction
(2) The port direction registers are write-only registers. Therefore, the following instructions cannot be used to this register:
-LDA instruction
-Memory operation instruction when T flag is "1"
-Instructions operating in addressing mode that modifies direction register
-Bit test instructions such as BBC and BBS

- Bit modification instructions such as CLB and SEB
-Arithmetic instructions using read-modify-write form instructions such as ROR
The LDM, STA instructions etc. are used for setting of the direction register.


## (3) Pull-up Operation

When using each port which built in pull-up resistor as an output port, the pull-up control bit of corresponding port becomes invalid, and pull-up resistor is not connected.

## - Reason

Pull-up control is effective only when each direction register is set to the input mode.

### 3.3.3 Termination of unused pins

## (1) Terminate unused pins

Perform the following wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.
(1) Output ports

Open them.
(2)Input ports

Connect each pin to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{ss}}$ through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
A for pins whose potential affects to operation modes such as the INTi pin or others, select the Vcc pin or the $\mathrm{V}_{\text {ss }}$ pin according to their operation mode.
(3) I/O ports

Set the I/O ports for the input mode and connect each pin to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\text {ss }}$ through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. The port which can select a built-in pull-up resistor can also use the builtin pull-up resistor.
When using the I/O ports as the output mode, open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.
(2) Termination remarks
- Input ports

Do not open them.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (2) shown on the above.

■ I/0 ports setting as input mode
[1] Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (3) shown on the above.
[2] I/O ports :
Do not connect to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\text {ss }}$ directly.


## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur.
[3] I/O ports :
Do not connect multiple ports in a lump to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{ss}}$ through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

### 3.3.4 Notes on interrupts

## (1) Unused interrupts

Set the interrupt enable bit for unused interrupts to " 0 " (disabled).

## (2) Change of relevant register settings

When setting the followings, the interrupt request bit may be set to " 1 ".
-When switching external interrupt active edge
Related register: •Interrupt edge selection register (address $3 \mathrm{~A}_{16}$ )

- Timer X mode register (address 2716)
-Timer Y mode register (address 2816)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: •Interrupt source selection bit of AD control register (bit 6 of address $34_{16}$ )
When not requiring for the interrupt occurrence synchronous with these setting, take the following sequence.


Fig. 3.3.5 Sequence of changing relevant register
Reason
When setting the followings, the interrupt request bit of the corresponding interrupt may be set to "1".
-When switching external interrupt active edge
Concerned register: INTo interrupt edge selection bit (bit 0 of Interrupt edge selection register (address $3 \mathrm{~A}_{16}$ ))
$\mathrm{INT}_{1}$ interrupt edge selection bit (bit 1 of Interrupt edge selection register (address $3 A_{16}$ ))
$\mathrm{INT}_{2}$ interrupt edge selection bit (bit 2 of Interrupt edge selection register (address $3 A_{16}$ ))
CNTRo active edge switch bit (bit 6 of timer X mode register (address $27_{16}$ )) CNTR 1 active edge switch bit (bit 6 of timer Y mode register (address $28_{16}$ ))
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated.
Concerned register: Interrupt source selection bit (bit 6 of AD control register (address 3416))
(3) Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0", take the following sequence.


Fig. 3.3.6 Sequence of check of interrupt request bit

## $\square$ Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.

### 3.3.5 Notes on timer

This clause describes notes for the various operation modes of Timer X, Timer Y, Timer 1, Timer 2, and Timer 3.

## (1) Timer $X$

## ■For all modes

-When reading and writing to the timer X high-order and low-order registers, be sure to read/write both the timer X high- and low-order registers.
When reading the timer X high-order and low-order registers, read the high-order register first. When writing to the timer X high-order and low-order registers, write the low-order register first. The timer X cannot perform the correct operation if the next operation is performed.
-Write operation to the high- or low-order register before reading the timer X low-order register -Read operation from the high- or low-order register before writing to the timer X high-order register
-When the operation "writing data only to the latch" is selected by the timer X write control bit (bit 0 of timer $X$ mode register (address $27_{16}$ )) is selected, a value is simultaneously set to the timer X and the timer X latch if the writing in the high-order register and the underflow of timer X are performed at the same timing. Unexpected value may be set in the high-order timer on this occasion.

## ■ Pulse output mode

-When reading port P54 (bit 4 of port P5 register (address $0 A_{16}$ ) ) in the pulse output mode, the pin state is read instead of the contents of the port latch.

## -Real time port function

- After reset is released, the port P5 direction register is set as the input mode and ports P50-P57 functions as regular ports. To use as the RTP function pin, set the corresponding bit of the port P5 direction register to the output mode.


## ■CNTR ${ }_{0}$ active edge selection

-The CNTRo active edge selection bit (bit 6 of timer X mode register) also effects the active edge of the generation of the CNTR $0_{0}$ interrupt request.

## (2) Timer Y

## ■For all modes

-When reading and writing to the timer Y high-order and low-order registers, be sure to read/write both the timer Y high- and low-order registers.
When reading the timer $Y$ high-order and low-order registers, read the high-order register first. When writing to the timer Y high-order and low-order registers, write the low-order register first. The timer Y cannot perform the correct operation if the next operation is performed.
-Write operation to the high- or low-order register before reading the timer Y low-order register -Read operation from the high- or low-order register before writing to the timer Y high-order register
■CNTR ${ }_{1}$ active edge selection
-The CNTR ${ }_{1}$ active edge selection bit (bit 6 of timer Y mode register (address $28{ }_{16}$ )) also effects the active edge of the generation of the CNTR interrupt request. However, both edges are valid for the request generation regardless of the bit state in the continuous HL pulse-width measurement mode.

## (3) Timers 1-3

Set the value of timer in the order of the timer 1 register, the timer 2 register, and the timer 3 register after the count source selection of timer 1 to 3 .
<Reason>
-When the count source of timers 1 to 3 is changed, the timer counting value may become arbitrary value because a thin pulse is generated in count input of timer.
-If timer 1 output is selected as the count source of timer 2 or timer 3 , when timer 1 is written, the counting value of timer 2 or timer 3 may become undefined value because a thin pulse is generated in timer 1 output.
(4) Timer 2

If the value is written in latch only, a value is simultaneously set to the timer 2 and the timer 2 latch when the writing in the high-order register and the underflow of timer 2 are performed at the same timing.
(5) All timers
-The count source for timers is effected by system clock $\phi$ which is selected by the system clock selection bit (bit 7 of CPU mode register (address $3 \mathrm{~B}_{16}$ )).
$\square$ Set the timer which is not used as follows:

- Stop the count (when using a timer with stop control)
-Set " 0 " to the corresponding interrupt enable bit


### 3.3.6 Notes on serial I/O1

(1) Writing to baud rate generator (BRG)

Write data to BRG while the transmission and reception operations are stopped.
(2) Setting procedure when using serial I/O1 transmit interrupt

When the serial I/O1 transmit interrupt is used, take the following sequence.
(1)Set the serial I/O1 transmit interrupt enable bit (bit 3 of interrupt control register 1 (address $3 \mathrm{E}_{16}$ )) to "0" (disabled).
(2) Set the transmit enable bit (bit 4 of serial I/O1 control register (address 1A16)) to "1".
(3)Set the serial I/O1 transmit interrupt request bit (bit 3 of interrupt request register 1 (address $3 \mathrm{C}_{16}$ )) to "0" (no interrupt request issued) after 1 or more instruction has executed.
(4)Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).
<Reason>
When the transmission enable bit is set to "1", the transmit buffer empty flag (bit 0 of serial I/O1 status register (address $19_{16}$ )) and the transmit shift register completion flag (bit 2 of serial I/O1 status register) are set to " 1 ".
Therefore, the serial I/O1 transmit interrupt request bit is set to "1" regardless of the state of the transmit interrupt source selection bit (bit 3 of serial I/O1 control register).
(3) Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register (address 1816), the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
(4) Setting serial I/O1 control register again

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by setting both the transmit enable bit and the receive enable bit to " 0 ".


Fig. 3.3.7 Sequence of setting serial I/O1 control register again
(5) Pin state after transmit completion

The TxD pin holds the state of the last bit of the transmission after transmission completion. When the internal clock is selected for the transmit clock in the clock synchronous serial I/O mode, the Sclk1 pin holds "H".
(6) Serial I/O1 enable bit during transmit operation

When the serial I/O1 enable bit (bit 7 of serial I/O1 control register) is set to "0" (serial I/O1 disabled) when data transmission is in progress, the transmission progress internally. However, the external data transfer is terminated because the pins become regular I/O ports. In addition to this, when data is written to the transmission buffer register, data transmission is started internally. When the serial I/O1 enable bit is set to " 1 ", the transmission is output to the TxD pin in the middle of the transfer.
(7) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at " H " of the SCLK1 input level. Also, write the transmit data to the transmit buffer register at "H" of the ScLK1 input level.
(8) Receive operation in clock synchronous serial I/O mode

When receiving data in the clock synchronous serial I/O mode, set not only the receive enable bit but also the transmit enable bit to "1". Then write dummy data to the transmission buffer register. When the internal clock is selected as the synchronous clock, the synchronous clock is output at this point and the receive operation is started. When the external clock is selected as the transfer clock, the serial I/O becomes ready for data receive at this point and, when the external clock is input to the clock input pin, the receive operation is started. The P45/TxD pin outputs the dummy data written in the transmission buffer register.

## (9) Transmit and receive operation in clock synchronous serial I/O mode

When stopping transmitting and receiving operations in the clock synchronous serial I/O mode, set the receive enable bit and the transmit enable bit to " 0 " simultaneously. If only one of them is stopped the receive or transmit operation may loose synchronization, causing a bit slippage.

### 3.3.7 Notes on serial I/O2

(1) Switching synchronous clock

When switching the synchronous clock by the serial I/O2 synchronous clock selection bit (bit 6 of serial I/O2 control register (address 1D $\mathrm{D}_{16}$ ), initialize the serial I/O2 counter (write data to serial I/ O2 register (address 1F16)).
(2) Notes when selecting external clock

When an external clock is selected as the synchronous clock, the Sout2 pin holds the output level of $D_{7}$ after transmission is completed. However, if the clock is input to the serial I/O continuously, the serial I/O2 register continue the shift operation and output data from the Sout2 pin continuously. A write operation to the serial I/O2 register must be performed when the Sclk21 pin is "H".
When the internal clock is selected as the synchronous clock, the Soutz pin holds the highimpedance state after transmission.

### 3.3.8 Notes on PWM output circuit

## - "L" level output before starting PWM output

When at least one of two is set to " 1 " when both the $\mathrm{PWM} M_{0}$ function enable bit and the $\mathrm{PWM}_{1}$ function enable bit are " 0 ", "L" level is output from the corresponding PWM pin during the period shown below. Then, PWM output is started from " H " level.
-Count source selection bit $=$ " 0 ", where n is the value set in the prescaler

$$
\frac{n+1}{2 \cdot f(X i n)} \text { sec. }
$$

-Count source selection bit = " 1 ", where n is the value set in the prescaler

$$
\frac{n+1}{f(X i n)} \quad \text { sec. }
$$

## -Change of PWM output

When the PWM prescaler and the PWM register are changed during PWM output, the PWM waveforms corresponding to updated data will be output from the next repetitive cycle. Figure 3.3 .8 shows the change of PWM output.


Fig. 3.3.8 Change of PWM output

### 3.3.9 Notes on A/D converter

(1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion precision to be worse.

## (2) Analog power source input pin AVss

The AVss pin is an analog power source input pin. Regardless of using the A/D conversion function or not, connect it as following :

- AVss : Connect to the Vss line


## - Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.
(3) Reference voltage input pin Vref

Connect an approximately 1000 pF capacitor across the AVss pin and the Vref pin. Besides, connect the capacitor across the $\mathrm{V}_{\text {ref }}$ pin and the AVss pin at equal length as close as possible.
(4) Clock frequency during A/D conversion

Use the A/D converter in the following conditions:

- Select $\mathrm{X}_{\text {in-Xout }}$ as system clock $\phi$ by the system clock selection bit (bit 7 of CPU mode register (address $\left.3 \mathrm{~B}_{16}\right)$ ). When selecting $\mathrm{X}_{\text {cin }}-\mathrm{X}_{\text {cout }}$ as system clock $\phi$, the $\mathrm{A} / \mathrm{D}$ conversion function cannot be used.
- $\mathrm{f}(\mathrm{XIN})$ is 500 kHz or more.
- Do not execute the STP or WIT instruction during A/D conversion.


## - Reason

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. This may cause the A/D conversion precision to be worse.
(5) When the falling edge is input to the ADT pin during A/D conversion at the time of A/D external trigger effective, the conversion processing is interrupted and the A/D conversion starts again. In addition, even if " 0 " is set to the AD conversion completion bit by the program during A/D conversion, re-conversion is not performed but the original conversion is continued.
(6) The $A / D$ converter will not operate normally if one of the following operation is applied during the A/D conversion:
-Writing to CPU mode register
-Writing to AD control register
-Executing the STP instruction and WIT instruction

### 3.3.10 Notes on D/A converter

(1) Pin states at reset

The $\mathrm{P} 5_{6} / \mathrm{DA}_{1}$ pin and the $\mathrm{P} 57 / \mathrm{ADT} / \mathrm{DA}_{2}$ pin go to high impedance state at reset.
(2) Connecting low-impedance device

The DAi output pin have no buffer, so connect an external buffer when driving a low-impedance load.
(3) Reference voltage input pin $V_{\text {ref }}$
-When the $P 5_{6} / D A_{1}$ pin and the $P 5_{7} / A D T / D A_{2}$ pin are used as DAi output pins, the Vcc level is recommended for the applied voltage to the Vref pin. When the voltage below Vcc level is applied, the D/A conversion accuracy may be worse.
-Connect an approximately 1000 pF capacitor across the AVss pin and the Vref pin. Besides, connect the capacitor across the $\mathrm{V}_{\text {rer }}$ pin and the AVss pin at equal length as close as possible.

### 3.3.11 Notes on LCD drive control circuit

(1) Count source for LCDCK

The LCDCK count source selection bit (bit 7 of LCD mode register (address 3916)) is set to "0" after reset, selecting $f\left(X_{c i n}\right) / 32$. The sub clock has stopped after reset. Therefore, turn on LCD after starting the oscillation and stabilizing the oscillation. Select the LCDCK count source after the corresponding clock source becomes stable.
(2) STP instruction

When executing the STP instruction, execute the STP instruction after setting the LCD enable bit to "0". If the STP instruction is executed during LCD lighting, direct-current voltage will be applied to the LCD panel.
(3) When not using LCD

When not using an LCD, leave the LCD segment and common pins open. Connect the $V_{L 1}$ pin to Vss, and the $\mathrm{V}_{\mathrm{L} 2}$ and $\mathrm{V}_{\mathrm{L} 3}$ pins to Vcc .
(4) Using voltage multiplier circuit

When using the voltage multiplier, apply the limit voltage or less to the $\mathrm{V}_{\mathrm{L1}}$ pin, then set the voltage multiplier control bit to " 1 " (enabled). If above the limit voltage is applied to the $\mathrm{V}_{\mathrm{L}}$ pin, current may flow in the voltage multiplier circuit at the time of the voltage multiplier circuit operation start. For the limit value, refer to "Electrical characteristics".
When not using the voltage multiplier, set the LCD output enable bit to " 1 ", then apply proper voltage to the LCD power input pins ( $\mathrm{V}_{\mathrm{L} 1}-\mathrm{V}_{\mathrm{L}}$ ).
When the LCD output enable bit is set to " 0 " (disabled), the Vcc voltage is applied to the V Lz pin inside of this microcomputer.

## (5) LCD drive power supply

Power supply capacitor may be insufficient with the division resistance for LCD power supply, and the characteristic of the LCD panel. In this case, there is the method of connecting the bypass capacitor about $0.1-0.33 \mu \mathrm{~F}$ to $\mathrm{V}_{\mathrm{L} 1}-\mathrm{V}_{\mathrm{L} 3}$ pins. The example of a strengthening measure of the LCD drive power supply is shown in Figure 3.3.9.

-Connect by the shortest possible wiring. -Connect the bypass capacitor to the VL1-VL3 pins as short as possible.
(Referential value: $0.1-0.33 \mu \mathrm{~F}$ )

Fig. 3.3.9 Strengthening measure example of LCD drive power supply
(6) Data setting to LCD display RAM

When writing a data into the LCD display RAM during LCD being turned ON (LCD enable bit = "1"), write the confirmed data. Do not write temporarily on the LCD display RAM because this might cause the LCD display flickering. Figure 3.3 .10 shows the write procedure for LCD display RAM when LCD is on.


Fig. 3.3.10 Write procedure for LCD display RAM when LCD is on

### 3.3.12 Notes on watchdog timer

(1) The watchdog timer is operating during the wait mode. Write data to the watchdog timer control register to prevent timer underflow.
(2) The watchdog timer stops during the stop mode. However, the watchdog timer is running during the clock stabilization period and the watchdog timer control register must be written just before executing the STP instruction.
(3) The count source of the watchdog timer is affected by the system clock $\phi$ selected by the system clock selection bit (bit 7 of CPU mode register (address $3 \mathrm{~B}_{16}$ ).

### 3.3.13 Notes on reset circuit

(1) Reset input voltage control

Make sure that the reset input voltage is less than 0.2 Vcc for $\mathrm{Vcc}(\mathrm{min})$.
(2) Countermeasures for reset signal slow rising

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following:
-Make the length of the wiring which is connected to a capacitor as short as possible.
-Be sure to verify the operation of application products on the user side.

## -Reason

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\operatorname{RESET}}$ pin, it may cause a microcomputer failure.
(3) Port state immediately after reset

Table 3.3.1 shows the each pin state during $\overline{\operatorname{RESET}}$ pin is "L".
Table 3.3.1 Each pin state during RESET pin is "L"

| Pin name | Pin state |
| :---: | :---: |
| P0, P1 ( SEG $_{26}$ SEG $_{39}$ ) | Input mode (with pull-up) |
| P2, P41-P47, P5, P6 | Input mode (high-impedance) |
| P3 (SEG $1_{8-S E G 25)}$ | Pulled up to Vcc level |
| P70 | High-impedance |
| P40, P7 ${ }_{1-P 7}$ | Input mode (high-impedance) |
| SEGo-SEG ${ }_{17}$ | Vcc level output |
| $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ | Vcc level output |

### 3.3.14 Notes on clock generating circuit -Mode transition

Both the main clock ( $\mathrm{X}_{\text {In }}-\mathrm{X}_{\text {оит }}$ ) and sub-clock ( $\mathrm{X}_{\text {сім }}-\mathrm{X}_{\text {соит }}$ ) need time for the oscillations to stabilize. The mode transition between middle-/high-speed and low-speed mode must be performed after the corresponding clock becomes stable. The sub-clock, needs extra time to stabilize particularly when executing operations after power-on and stop mode. The main and sub clocks require the following condition for mode transition.
$f\left(X_{i v}\right)>3 X f\left(X_{\text {cin }}\right)$

### 3.3.15 Notes on standby function

(1) Once the STP instruction is disabled by the STP instruction disable bit (bit 6 of watchdog timer control register (address 3716 )), the microcomputer cannot be return to the STP instruction enable state.
(2) When using the standby function, note the following.

The power dissipation may increase depending on functions and pin states.
Take the following countermeasures for reduce the power dissipation.
■Countermeasures for reduce power dissipation
-Input ports: Fix to "H" or "L" externally
-Output ports: Fix to level that avoid leak-current.
(Example: Fix the pin to " H " when the circuit which current flows and LED turns on at "L" output.)
-A/D input pins: Fix to "H" or "L" externally
-PWMi function enable bits (bits 1 and 2 of PWM control register (address $2 \mathrm{~B}_{16}$ )): "0"
-LCD enable bit: "0"
-Complete A/D conversion
(Confirm the AD conversion completion bit (bit 3 of AD control register (address 3416)) is " 1 ")

- $V_{\text {ref }}$ input switch bit (bit 4 of AD control register): " 0 "
-D/Ai conversion register (addresses $32_{16}, 33_{16}$ ): "0016"
(3) When using stop mode

■Operation after restoration by occurrence of interrupt request
-All the timer 123 mode register bits are automatically set to "0" except for bit 4.
-When an interrupt request occurs in the stop mode, the stop mode is released and the clock stopped by STP starts the oscillation. The oscillation stabilizing time of main clock is secured to restoration from the stop mode when both the main and sub clocks are oscillating and the main clock is set for the system clock when executing the STP instruction. Note that the oscillation of sub clock may not be stable after main clock oscillation being stable.

## ■When LCD display

Execute the STP instruction after turning LCD to OFF by setting the LCD enable bit (bit 3 of LCD mode register (address $39_{16}$ )) to " 0 ". If the STP instruction is executed while the LCD is ON, direct voltage will be applied to the LCD panel.

## $\square$ Watchdog timer

The watchdog timer stops during the stop mode but operates during the oscillation stabilizing time. Therefore, the watchdog timer control register must be written just before executing the STP instruction to prevent its underflow.
(4) When using wait mode
$\square$ Restoration by reset input
When the sub clock is selected as the system clock and the main clock is stopped at the time WIT instruction is executed, if the RESET pin input level is set to "L", the sub clock oscillation stops and the main clock oscillation starts. Oscillation is unstable at first and requires an oscillation stabilizing time. Retain the RESET pin input level at "L" until the oscillation is stabilized. After the oscillation has stabilized, retain the RESET pin at "L" for $2 \mu \mathrm{~s}$ or more in order to set the internal reset state.

## ■Watchdog timer

The watchdog timer operates during the wait mode. The watchdog timer control register must be written to prevent its underflow.

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 1.00 | Sep 06, 2006 | $\begin{array}{r} \\ - \\ - \\ - \\ \hline 1 \\ \hline \\ \hline \\ 7 \\ 7 \\ 13 \\ \hline\end{array}$ | First edition issued <br> This datasheet describes only 3826 Group One Time PROM version (60K version of ROM). <br> The change point from past 3826 Group datasheet (MEJ02B0083-0102Z) is described to the revision history as your information though it is a first edition. Improvement term union of sentence expressions. <br> Terms are united. (Union terms: A/D converter, D/A converter, serial interface, etc.) Package type: 100P6S-A $\rightarrow$ PRQP0100JB-A, 100P6Q-A $\rightarrow$ PLQP0100KB-A DESCRIPTION: Revised for One Time PROM and EPROM vertions. <br> FEATURES: Power source voltage, power dissipation reviced and 10-bit A/D mode added. <br> APPLICATIONS: cordless phone, wireless application, household appliances, added <br> Fig. 2 and Fig. 3 Pin configurations: One Time PROM version name described. <br> Fig. 4 Part numbering: Description for RAM size added. <br> Fig. 5 Memory expansion plan: One Time PROM and EPROM versions added. <br> Table 3 Support products: One Time PROM and EPROM versions added. <br> Fig. 10 SFR: <br> 001416: Reserved area $\rightarrow$ AD convertion low-order register (ADL) <br> 003516: AD conversion register (AD) $\rightarrow$ AD conversion high-order register (ADH) <br> Fig. 11 Structure of port P0 direction register, port P1 direction register added. <br> Fig. 12 Structure of port P3 output control register added <br> Fig. 21 Structure of key input control register added <br> - Serial I/O2 Operating: added <br> A/D CONVERTER: AD $\rightarrow$ ADH, ADL <br> Fig. 38 Structure of A/D converter-related registers: added. <br> Fig. 39 Read of AD conversion register: added. <br> Fig. 40 A/D converter block diagram: AD convertion register $\rightarrow$ ADL, ADH <br> Fig. 45 Equivalent connection circuit of D/A converter added. <br> Fig. 48 Example of circuit at each bias revised. <br> Fig. 56 Example of reset circuit revised. <br> Fig. 58 AD conversion low-order register (001416) added. <br> CLOCK GENERATING CIRCUIT: Underline part changed and ( ) added <br> A feed-back resistor exists on-chip (An external feed-back resistor may be needed depending on conditions.). However, an external feed-back resistor is needed between XCIN and Xcout since a resistor does not exist between them. <br> Fig. 59 Oscillator circuit: Rd and note added <br> Fig. 61 Clock generating circuit block diagram: note 2 added <br> Fig. 62d State transitions of system clock: revised |


| REVISION HISTORY |  |  | 3826 Group (One Time PROM version) Datasheet |
| :---: | :---: | :---: | :---: |
| Rev. | Date |  | Description |
|  |  | Page | Summary |
| 1.00 | Sep 06, 2006 | $\begin{gathered} 58,59 \\ 60 \\ 61 \text { to } 68 \\ 69 \\ 77 \text { to } 88 \end{gathered}$ | NOTE ON USE: Countermeasures Against Noise added NOTE ON USE: Power Source Voltage: added DATA REQUIRED FOR MASK ORDERS: eliminated Ratings of One Time PROM version described. PACKAGE OUTLINE: changed <br> 3.3 Notes on use: added |

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs! maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble

1. Renesas Technology Corp. puts the maximer may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the tim publication of these mat that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

http://www.renesas.com

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, inc <br> 450 Holger Way, San Jose, CA 95134-1368, U.S.A <br> Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

## Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

