



AMS811/812

General Description

The AMS811 / 812 are low-power microprocessor (μ P) supervisory circuits used to monitor power supplies in μ P and digital systems. They provide excellent circuit reliability and low cost by eliminating external components and adjustments when used with 5V-powered or 3V-powered circuits. The AMS811 / 812 also provide a debounced manual reset input.

These devices perform a single function: They assert a reset signal whenever the V_{CC} supply voltage falls below a preset threshold, keeping it asserted for at least 140ms after V_{CC} has risen above the reset threshold. The only difference between the two devices is that the AMS811 has an active-low RESET output (which is guaranteed to be in the correct state for V_{CC} down to 1V), while the AMS812 has an active-high RESET output. The reset comparator is designed to ignore fast transients on V_{CC} . Reset thresholds are available for operation with a variety of supply voltages.

Low supply current makes the AMS811 / 812 ideal for use in portable equipment. The devices come in a 4-pin SOT143 package.

Applications

Computers
Controllers
Intelligent Instruments
Critical μ P and μ C Power Monitoring
Portable/Battery-Powered Equipment

Features

- ◆ Precision Monitoring of 3V, 3.3V, and 5V Power-Supply Voltages
- ◆ 6 μ A Supply Current
- ◆ 140ms Min Power-On Reset Pulse Width; $\overline{\text{RESET}}$ Output (AMS811), RESET Output (AMS812)
- ◆ Guaranteed Over Temperature
- ◆ Guaranteed $\overline{\text{RESET}}$ Valid to $V_{CC} = 1\text{V}$ (AMS811)
- ◆ Power-Supply Transient Immunity
- ◆ No External Components
- ◆ 4-Pin SOT143 Package

Ordering Information


PART*	TEMP RANGE	PIN-PACKAGE
AMS811_EUS-T	-40°C to +85°C	4 SOT143
AMS812_EUS-T	-40°C to +85°C	4 SOT143

*This part offers a choice of five different reset threshold voltages. Select the letter corresponding to the desired nominal reset threshold voltage, and insert it into the blank to complete the part number.


Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

RESET THRESHOLD	
SUFFIX	VOLTAGE (V)
L	4.63
M	4.38
T	3.08
S	2.93
R	2.63

Typical Operating Circuit



Pin Configuration





ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V_{CC}-0.3V to 6.0V
 All Other Inputs.....-0.3V to (V_{CC} + 0.3V)
 Input Current, V_{CC}, $\overline{\text{MR}}$ 20mA
 Output Current, RESET or $\overline{\text{RESET}}$ 20mA

Continuous Power Dissipation (T_A = +70°C)

SOT143 (derate 4mW/°C above +70°C)320mW
 Operating Temperature Range-40°C to +85°C
 Storage Temperature Range-65°C to +160°C
 Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V for L/M versions, V_{CC} = 3.3V for T/S versions, V_{CC} = 3V for R version, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{CC}	T _A = 0°C to +70°C		1.0		5.5	V
		T _A = -40°C to +85°C		1.2			
Supply Current	I _{CC}	AMS81_L/M, V _{CC} = 5.5V, I _{OUT} = 0			6	15	μA
		AMS81_R/S/T, V _{CC} = 3.6V, I _{OUT} = 0			2.7	10	
Reset Threshold	V _{TH}	AMS81_L	T _A = +25°C	4.54	4.63	4.72	V
			T _A = -40°C to +85°C	4.50		4.75	
		AMS81_M	T _A = +25°C	4.30	4.38	4.46	
			T _A = -40°C to +85°C	4.25		4.50	
		AMS81_T	T _A = +25°C	3.03	3.08	3.14	
			T _A = -40°C to +85°C	3.00		3.15	
		AMS81_S	T _A = +25°C	2.88	2.93	2.98	
			T _A = -40°C to +85°C	2.85		3.00	
		AMS81_R	T _A = +25°C	2.58	2.63	2.68	
			T _A = -40°C to +85°C	2.55		2.70	
Reset Threshold Tempco					30		ppm/°C
V _{CC} to Reset Delay (Note 2)		V _{OD} = 125mV, AMS81_L/M			40		μs
		V _{OD} = 125mV, AMS81_R/S/T			20		
Reset Active Timeout Period	t _{RP}	V _{CC} = V _{TH} (MAX)		140		560	ms
$\overline{\text{MR}}$ Minimum Pulse Width	t _{MR}				10		μs
$\overline{\text{MR}}$ Glitch Immunity (Note 3)					100		ns
$\overline{\text{MR}}$ to Reset Propagation Delay (Note 2)	t _{MD}				0.5		μs
$\overline{\text{MR}}$ Input Threshold	V _{IH}	V _{CC} > V _{TH} (MAX) , AMS81_L/M		2.3		0.8	V
	V _{IL}						
	V _{IH}	V _{CC} > V _{TH} (MAX) , AMS81_R/S/T		0.7 x V _{CC}			
	V _{IL}			0.25 x V _{CC}			
$\overline{\text{MR}}$ Pull-Up Resistance				10	20	30	kΩ
RESET Output Voltage (AMS812)	V _{OH}	I _{SOURCE} = 150μA, 1.8V < V _{CC} < V _{TH} (MIN)		0.8 x V _{CC}			V
	V _{OL}	AMS812R/S/T only, g _{INK} = 1.2mA, V _{CC} = V _{TH} (MAX)		0.3			
		AMS812L/M only, g _{INK} = 3.2mA, V _{CC} = V _{TH} (MAX)		0.4			



ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = 5V$ for L/M versions, $V_{CC} = 3.3V$ for T/S versions, $V_{CC} = 3V$ for R version, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET Output Voltage (AMS811)	VOL	AMS811R/S/T only, $I_{SINK} = 1.2mA$, $V_{CC} = V_{TH(MIN)}$			0.3	V
		AMS811L/M only, $I_{SINK} = 3.2mA$, $V_{CC} = V_{TH(MIN)}$			0.4	
		$I_{SINK} = 50\mu A$, $V_{CC} > 1.0V$			0.3	
	VOH	AMS811R/S/T only, $I_{SOURCE} = 500\mu A$, $V_{CC} > V_{TH(MAX)}$	$0.8 \times V_{CC}$			
		AMS811L/M only, $I_{SOURCE} = 800\mu A$, $V_{CC} > V_{TH(MAX)}$	$V_{CC} - 1.5$			

Note 1: Production testing done at $T_A = +25^{\circ}C$, over temperature limits guaranteed by design using six sigma design limits.

Note 2: RESET output for AMS811, RESET output for AMS812.


Note 3: "Glitches" of 100ns or less typically will not generate a reset pulse.




Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)


**SUPPLY CURRENT vs. TEMPERATURE
(AMS81_R/S/T)**




**SUPPLY CURRENT vs. TEMPERATURE
(AMS81_L/M)**




**POWER-DOWN RESET DELAY vs. TEMPERATURE
(AMS81_R/S/T)**




**POWER-DOWN RESET DELAY vs. TEMPERATURE
(AMS81_L/M)**



**POWER-UP RESET TIMEOUT
vs. TEMPERATURE**



**RESET THRESHOLD DEVIATION
vs. TEMPERATURE**





Pin Description

PIN		NAME	FUNCTION
AMS811	AMS812		
1	1	GND	Ground
2	—	$\overline{\text{RESET}}$	Active-Low Reset Output. $\overline{\text{RESET}}$ remains low while V_{CC} is below the reset threshold or while $\overline{\text{MR}}$ is held low. $\overline{\text{RESET}}$ remains low for the Reset Active Timeout Period (t_{RP}) after the reset conditions are terminated.
—	2	RESET	Active-High Reset Output. RESET remains high while V_{CC} is below the reset threshold or while $\overline{\text{MR}}$ is held low. RESET remains high for Reset Active Timeout Period (t_{RP}) after the reset conditions are terminated.
3	3	$\overline{\text{MR}}$	Manual Reset Input. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted as long as $\overline{\text{MR}}$ is low and for 180ms after $\overline{\text{MR}}$ returns high. This active-low input has an internal 20k Ω pull-up resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave open if unused.
4	4	V_{CC}	+5V, +3.3V, or +3V Supply Voltage

Detailed Description

Reset Output

A microprocessor's (μP 's) reset input starts the μP in a known state. These μP supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

$\overline{\text{RESET}}$ is guaranteed to be a logic low for $V_{CC} > 1V$. Once V_{CC} exceeds the reset threshold, an internal timer keeps $\overline{\text{RESET}}$ low for the reset timeout period; after this interval, $\overline{\text{RESET}}$ goes high.

If a brownout condition occurs (V_{CC} dips below the reset threshold), $\overline{\text{RESET}}$ goes low. Any time V_{CC} goes below the reset threshold, the internal timer resets to zero, and $\overline{\text{RESET}}$ goes low. The internal timer starts after V_{CC} returns above the reset threshold, and $\overline{\text{RESET}}$ remains low for the reset timeout period.

The manual reset input ($\overline{\text{MR}}$) can also initiate a reset. See the *Manual Reset Input* section.

The AMS812 has an active-high RESET output that is the inverse of the AMS811's $\overline{\text{RESET}}$ output.

Manual Reset Input

Many μP -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for the Reset Active Timeout Period (t_{RP}) after $\overline{\text{MR}}$ returns high. This input has an internal 20k Ω pull-up resistor, so it can be left open if it is not used. $\overline{\text{MR}}$ can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual-reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 μF capacitor from $\overline{\text{MR}}$ to ground provides additional noise immunity.

Reset Threshold Accuracy

The AMS811/AMS812 are ideal for systems using a 5V $\pm 5\%$ or 3V $\pm 5\%$ power supply with ICs specified for 5V $\pm 10\%$ or 3V $\pm 10\%$, respectively. They are designed to meet worst-case specifications over temperature. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range for the system ICs. The thresholds are pre-trimmed and exhibit tight distribution, reducing the range over which an undesirable reset may occur.




Figure 1. Maximum Transient Duration without Causing a Reset Pulse vs. Comparator Overdrive




Figure 2. $\overline{\text{RESET}}$ Valid to $V_{CC} = \text{Ground}$ Circuit

Applications Information

Negative-Going V_{CC} Transients

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, the AMS811/AMS812 are relatively immune to short duration negative-going V_{CC} transients (glitches).

Figure 1 shows typical transient durations vs. reset comparator overdrive, for which the AMS811/AMS812 do not generate a reset pulse. This graph was generated using a negative-going pulse applied to V_{CC} , starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going V_{CC} transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 125mV below the reset threshold and lasts 40 μs or less (AMS81_L/M) or 20 μs or less (AMS81_T/S/R) will not cause a reset pulse to be issued. A 0.1 μF capacitor mounted as close as possible to V_{CC} provides additional transient immunity.

Ensuring a Valid $\overline{\text{RESET}}$ Output Down to $V_{CC} = 0\text{V}$

When V_{CC} falls below 1V, the AMS811 $\overline{\text{RESET}}$ output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS-logic inputs connected to the $\overline{\text{RESET}}$ output can drift to undetermined voltages. This presents no problem in most applications, since most μP and other circuitry is inoperative with V_{CC} below 1V. However, in applications where the $\overline{\text{RESET}}$ output must be valid down to 0V, adding a pull-down resistor to the $\overline{\text{RESET}}$ pin will cause any stray leakage currents to flow to ground, holding $\overline{\text{RESET}}$ low (Figure 2). R1's value is not critical; 100k Ω is large enough not to load $\overline{\text{RESET}}$ and small enough to pull $\overline{\text{RESET}}$ to ground.

A 100k Ω pull-up resistor to V_{CC} is also recommended for the AMS812 if $\overline{\text{RESET}}$ is required to remain valid for $V_{CC} < 1\text{V}$.



Interfacing to μ Ps with Bidirectional Reset Pins

μ Ps with bidirectional reset pins (such as the Motorola 68HC11 series) can contend with the AMS811/AMS812 reset outputs. If, for example, the AMS811 $\overline{\text{RESET}}$ output is asserted high and the μ P wants to pull it low, indeterminate logic levels may result. To correct such cases, connect a $4.7\text{k}\Omega$ resistor between the AMS811 $\overline{\text{RESET}}$ (or AMS812 $\overline{\text{RESET}}$) output and the μ P reset I/O (Figure 3). Buffer the reset output to other system components.





Figure 3. Interfacing to μ Ps with Bidirectional Reset I/O




Package Information



† ICs MAY ALSO BE MARKED WITH FULL PART NAME: 811L, 811M...

MARKING INFORMATION†	
LOT SPECIFIC CODE	
X X	X X
AMAA or KABB = AMS811L	
ANAA or KABC = AMS811M	
APAA or KABD = AMS811T	
AQAA or KABE = AMS811S	
ARAA or KABF = AMS811R	
ASAA or KABG = AMS812L	
ATAA or KABH = AMS812M	
AVAA or KABI = AMS812T	
AWAA or KABJ = AMS812S	
AXAA or KABK = AMS812R	



NOTES:
 1. BAKE DO NOT INCLUDE MOLD FLASH.
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .05mm (.006")
 3. CONTROLLING DIMENSION MILLIMETERS.
 4. METRIC DECIMAL TOPS.
 5. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF
 THE LEAD BETWEEN .008mm AND .035mm FROM THE LEAD TIP.

INCHES				MILLIMETERS			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.031	0.0394	0.048	0.80	1.00	1.25	
A1	0.001	0.0025	0.006	0.01	0.064	0.15	
B	0.014	0.0157	0.020	0.35	0.40	0.50	
B1	0.010	0.0118	0.016	0.25	0.30	0.45	
B2	0.030	0.0328	0.035	0.76	0.820	0.89	
B3	0.010	0.0125	0.017	0.25	0.32	0.45	
C	0.003	0.0051	0.008	0.08	0.130	0.20	
C1	0.003	0.006	0.008	0.08	0.15	0.38	
D	0.110	0.1150	0.120	2.80	2.930	3.04	
E	0.085	0.0938	0.104	2.10	2.370	2.64	
E1	0.047	0.0512	0.055	1.20	1.30	1.45	
F	0.076 BSC.			1.92 BSC.			
F1	0.008 BSC.			0.20 BSC.			
F2	0.016	0.024	0.40	0.40	0.60	0.60	
L1	0.018 REF			0.54 REF			
P	0.018 REF	0.0027	0.024	0.45	0.055	0.60	
Q	0"	0"	0"	0"	0"	0"	

PKG CODES: U4-1, U4-9

-DRAWING NOT TO SCALE-

REV _____

PACKAGE OUTLINE 141 SOT-143

DATE	DESCRIPTION	BY	CHK
21-07-02	DOCUMENT TOPIC: N/A		