



ESD protected N-CHANNEL MOSFET

MTDK3S6R

BV_{DSS}	20V
I_D	100mA
$R_{DS(on)}$	3Ω

Description

- Low voltage drive, 1.8V
- Easy to use in parallel
- High speed switching
- ESD protected device
- Pb-free package

Symbol

Outline


The following characteristics apply to both Tr1 and Tr2

Absolute Maximum Ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	BV_{DSS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Continuous Drain Current	I_D	100	mA
Pulsed Drain Current ($T_a=25^\circ\text{C}$)	I_{DM}	400 *1	mA
Total Power Dissipation	P_D	300 *2	mW
ESD susceptibility		350 *3	V
Operating Junction and Storage Temperature Range	T_j	$-55\sim+150$	$^\circ\text{C}$
Thermal Resistance, Junction-to-Ambient	$R_{th,ja}$	415	$^\circ\text{C/W}$

Note : *1. Pulse Width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$

*2. 200mW per element must not be exceeded

*3. Human body model, $1.5k\Omega$ in series with 100pF



Electrical Characteristics (Ta=25°C)



Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	20	-	-	V	V _{GS} =0, I _D =100μA
V _{GS(th)}	0.5	-	1.0	V	V _{DS} =V _{GS} , I _D =250μA
I _{GSS}	-	-	±1	μA	V _{GS} =±8V, V _{DS} =0
I _{DSS}	-	-	500	nA	V _{DS} =20V, V _{GS} =0
R _{DS(ON)}	-	1.7	3	Ω	V _{GS} =4.5V, I _D =100mA
	-	3.5	6		V _{GS} =1.8V, I _D =20mA
G _{FS}	100	-	-	mS	V _{DS} =5V, I _D =100mA
Dynamic					
C _{iss}	-	-	50	pF	V _{DS} =10V, V _{GS} =0, f=1MHz
C _{oss}	-	-	25		
C _{rss}	-	-	5		
Source-Drain Diode					
*V _{SD}	-	-	1	V	V _{GS} =0V, I _S =10mA

*Pulse Test : Pulse Width ≤300μs, Duty Cycle ≤2%

Ordering Information


Device	Package	Shipping	Marking
MTDK3S6R	SOT-363 (Pb-free)	3000 pcs / Tape & Reel	KG

Characteristic Curves




Characteristic Curves(Cont.)


Static Drain-Source On-State resistance vs Drain Current




Static Drain-Source On-State Resistance vs Gate-Source Voltage




Reverse Drain Current vs Source-Drain Voltage




Capacitance vs Drain-to-Source Voltage




Power Derating Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T_{smax} to T_p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T_{smin})	100°C	150°C
-Temperature Max(T_{smax})	150°C	200°C
-Time(t_{smin} to t_{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak Temperature(T_p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(t_p)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-363 Dimension



*:Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.071	0.087	1.8	2.2	J	0.004	0.010	0.1	0.25
B	0.045	0.053	1.15	1.35	K	0.004	0.012	0.1	0.30
C	0.031	0.043	0.8	1.1	N	0.008 REF		0.20 REF	
D	0.004	0.012	0.1	0.3	S	0.079	0.087	2.00	2.40
G	0.026BSC		0.65BSC		Y	0.012	0.016	0.30	0.40
H	-	0.004	-	0.1					

Notes : 1. Controlling dimension : millimeters.

2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material :

- Lead : 42 Alloy ; pure tin plating
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.