PRELIMINARY



LM3S1110 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S1110-1582

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





LUMINARY MICRO[™]

Table of Contents

	This Document	
	This Manual	
	Documents	
Docum	entation Conventions	
1	Architectural Overview	
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Метогу Мар	34
4	Interrupts	36
5	JTAG Interface	38
5.1	Block Diagram	
5.2	Functional Description	39
5.2.1	JTAG Interface Pins	40
5.2.2	JTAG TAP Controller	41
5.2.3	Shift Registers	42
5.2.4	Operational Considerations	42
5.3	Initialization and Configuration	45
5.4	Register Descriptions	45
5.4.1	Instruction Register (IR)	45
5.4.2	Data Registers	47
6	System Control	49
6.1	Functional Description	
6.1.1	Device Identification	49
6.1.2	Reset Control	49

6.1.3	Power Control	
6.1.4	Clock Control	52
6.1.5	System Control	54
6.2	Initialization and Configuration	55
6.3	Register Map	
6.4	Register Descriptions	
_	-	
7	Hibernation Module	
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	Register Access Timing	103
7.2.2	Clock Source	104
7.2.3	Battery Management	104
7.2.4	Real-Time Clock	104
7.2.5	Non-Volatile Memory	105
7.2.6	Power Control	
7.2.7	Interrupts and Status	
7.3	Initialization and Configuration	
7.3.1		
-	Initialization	
7.3.2	RTC Match Functionality (No Hibernation)	
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	107
7.5	Register Descriptions	108
8	Internal Memory	121
8.1	Block Diagram	
8.2	Functional Description	
-	•	
8.2.1	SRAM Memory	
8.2.2	Flash Memory	
8.3	Flash Memory Initialization and Configuration	
8.3.1	Flash Programming	
8.3.2	Nonvolatile Register Programming	124
8.4	Register Map	124
8.5	Flash Register Descriptions (Flash Control Offset)	125
8.6	Flash Register Descriptions (System Control Offset)	132
9	General-Purpose Input/Outputs (GPIOs)	
9 .1	Functional Description	
9.1.1	Data Control	
9.1.2	Interrupt Control	
9.1.3	Mode Control	
9.1.4	Commit Control	
9.1.5	Pad Control	
9.1.6	Identification	147
9.2	Initialization and Configuration	147
9.3	Register Map	148
9.4	Register Descriptions	150

10	General-Purpose Timers	185
10.1	Block Diagram	186
10.2	Functional Description	186
10.2.1	GPTM Reset Conditions	186
10.2.2	32-Bit Timer Operating Modes	186
10.2.3	16-Bit Timer Operating Modes	188
10.3	Initialization and Configuration	192
10.3.1	32-Bit One-Shot/Periodic Timer Mode	192
10.3.2	32-Bit Real-Time Clock (RTC) Mode	193
10.3.3	16-Bit One-Shot/Periodic Timer Mode	
10.3.4	16-Bit Input Edge Count Mode	194
10.3.5	16-Bit Input Edge Timing Mode	194
10.3.6	16-Bit PWM Mode	
10.4	Register Map	195
10.5	Register Descriptions	
11	Watchdog Timer	221
11.1	Block Diagram	
11.2	Functional Description	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12	Universal Asynchronous Receivers/Transmitters (UARTs)	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	
12.2.4	FIFO Operation	
12.2.5	Interrupts	
12.2.6 12.2.7	·	
12.2.7	IrDA SIR block	
12.2.0	Initialization and Configuration	
	0	
12.4 12.5	Register Map	
	Register Descriptions	
13	Synchronous Serial Interface (SSI)	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Bit Rate Generation	
	FIFO Operation	
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions	
14	Analog Comparators	
14.1	Block Diagram	322

14.2	Functional Description	322
14.2.1	Internal Reference Programming	324
14.3	Initialization and Configuration	325
14.4	Register Map	
14.5	Register Descriptions	326
15	Pin Diagram	334
16	Signal Tables	335
17	Operating Characteristics	347
18	Electrical Characteristics	348
18.1	DC Characteristics	
18.1.1	Maximum Ratings	348
18.1.2	Recommended DC Operating Conditions	348
18.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.4	Power Specifications	349
18.1.5	Flash Memory Characteristics	349
18.2	AC Characteristics	350
18.2.1	Load Conditions	350
18.2.2	Clocks	350
18.2.3	Analog Comparator	351
18.2.4	Hibernation Module	351
18.2.5	Synchronous Serial Interface (SSI)	352
18.2.6	JTAG and Boundary Scan	353
18.2.7	General-Purpose I/O	355
		255
18.2.8	Reset	300
18.2.8 19	Package Information	
		358
19	Package Information	358 360
19 A	Package Information Serial Flash Loader	358 360 360
19 A A.1	Package Information Serial Flash Loader Serial Flash Loader	358 360 360 360
19 A A.1 A.2	Package Information Serial Flash Loader Serial Flash Loader Interfaces	358 360 360 360 360
19 A A.1 A.2 A.2.1	Package Information	358 360 360 360 360 360
19 A A.1 A.2 A.2.1 A.2.2	Package Information	358 360 360 360 360 360 361
19 A A.1 A.2 A.2.1 A.2.2 A.3	Package Information	358 360 360 360 360 360 361
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets	358 360 360 360 360 361 361 361 361
19 A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands	358 360 360 360 360 361 361 361 361 361 362
19 A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20)	358 360 360 360 360 361 361 361 361 362 362
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2	Package Information	358 360 360 360 360 361 361 361 361 361 362 362 362
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3	Package Information	358 360 360 360 361 361 361 361 361 362 362 362 362 362
19 A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24)	358 360 360 360 361 361 361 361 362 362 362 362 362 363
19 A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5	Package Information Serial Flash Loader Serial Flash Loader Interfaces	358 360 360 360 361 361 361 361 362 362 362 362 362 363 363
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25)	358 360 360 360 361 361 361 361 362 362 362 362 362 363 363 363
19 A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25) Register Quick Reference	 358 360 360 360 361 361 361 361 362 362 362 363 363 365
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	 358 360 360 360 361 361 361 362 362 362 362 363 363 365 377
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C C.1	Package Information Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	 358 360 360 360 361 361 361 361 362 362 362 363 363 365 377 377
19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	358 360 360 360 361 361 361 361 361 362 362 362 362 362 363 363 363 363 363

List of Figures

Figure 1-1.	Stellaris® Fury-class Family High-Level Block Diagram	22
Figure 2-1.	CPU Block Diagram	29
Figure 2-2.	TPIU Block Diagram	30
Figure 5-1.	JTAG Module Block Diagram	39
Figure 5-2.	Test Access Port State Machine	42
Figure 5-3.	IDCODE Register Format	47
Figure 5-4.	BYPASS Register Format	48
Figure 5-5.	Boundary Scan Register Format	48
Figure 6-1.	External Circuitry to Extend Reset	50
Figure 7-1.	Hibernation Module Block Diagram	103
Figure 8-1.	Flash Block Diagram	121
Figure 9-1.	GPIODATA Write Example	146
Figure 9-2.	GPIODATA Read Example	146
Figure 10-1.	GPTM Module Block Diagram	186
Figure 10-2.	16-Bit Input Edge Count Mode Example	190
Figure 10-3.	16-Bit Input Edge Time Mode Example	
Figure 10-4.	16-Bit PWM Mode Example	192
Figure 11-1.	WDT Module Block Diagram	
Figure 12-1.	UART Module Block Diagram	245
Figure 12-2.	UART Character Frame	246
Figure 12-3.	IrDA Data Modulation	248
Figure 13-1.	SSI Module Block Diagram	285
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	289
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	289
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	290
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	291
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	292
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	293
-	MICROWIRE Frame Format (Continuous Transfer)	
-	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
-	Analog Comparator Module Block Diagram	
Figure 14-2.	Structure of Comparator Unit	323
Figure 14-3.	Comparator Internal Reference Structure	
Figure 15-1.	Pin Connection Diagram	334
Figure 18-1.	Load Conditions	350
Figure 18-2.	Hibernation Module Timing	352
Figure 18-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	352
Figure 18-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
Figure 18-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
Figure 18-6.	JTAG Test Clock Input Timing	
Figure 18-7.	JTAG Test Access Port (TAP) Timing	
Figure 18-8.	JTAG TRST Timing	
Figure 18-9.	External Reset Timing (RST)	

Figure 18-10.	Power-On Reset Timing	356
Figure 18-11.	Brown-Out Reset Timing	356
Figure 18-12.	Software Reset Timing	357
Figure 18-13.	Watchdog Reset Timing	357
Figure 19-1.	100-Pin LQFP Package	358

List of Tables

Table 1.	Documentation Conventions	. 15
Table 3-1.	Memory Map	. 34
Table 4-1.	Exception Types	. 36
Table 4-2.	Interrupts	. 37
Table 5-1.	JTAG Port Pins Reset State	. 40
Table 5-2.	JTAG Instruction Register Commands	. 45
Table 6-1.	System Control Register Map	. 55
Table 7-1.	Hibernation Module Register Map	107
Table 8-1.	Flash Protection Policy Combinations	123
Table 8-2.	Flash Resident Registers	124
Table 8-3.	Flash Register Map	124
Table 9-1.	GPIO Pad Configuration Examples	148
Table 9-2.	GPIO Interrupt Configuration Example	148
Table 9-3.	GPIO Register Map	149
Table 10-1.	16-Bit Timer With Prescaler Configurations	189
Table 10-2.	Timers Register Map	195
Table 11-1.	Watchdog Timer Register Map	222
Table 12-1.	UART Register Map	250
Table 13-1.	SSI Register Map	295
Table 14-1.	Comparator 0 Operating Modes	323
Table 14-2.	Comparator 1 Operating Modes	324
Table 14-3.	Internal Reference Voltage and ACREFCTL Field Values	324
Table 14-4.	Analog Comparators Register Map	326
Table 16-1.	Signals by Pin Number	335
Table 16-2.	Signals by Signal Name	339
Table 16-3.	Signals by Function, Except for GPIO	342
Table 16-4.	GPIO Pins and Alternate Functions	345
Table 17-1.	Temperature Characteristics	347
Table 17-2.	Thermal Characteristics	347
Table 18-1.	Maximum Ratings	348
Table 18-2.	Recommended DC Operating Conditions	348
Table 18-3.	LDO Regulator Characteristics	349
Table 18-4.	Flash Memory Characteristics	349
Table 18-5.	Phase Locked Loop (PLL) Characteristics	350
Table 18-6.	Clock Characteristics	350
Table 18-7.	Crystal Characteristics	350
Table 18-8.	Analog Comparator Characteristics	351
Table 18-9.	Analog Comparator Voltage Reference Characteristics	351
Table 18-10.		351
Table 18-11.	SSI Characteristics	352
Table 18-12.	JTAG Characteristics	353
Table 18-13.	GPIO Characteristics	355
Table 18-14.	Reset Characteristics	355
Table C-1.	Part Ordering Information	377

List of Registers

System Co	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	57
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	59
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	60
Register 4:	Raw Interrupt Status (RIS), offset 0x050	61
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	63
Register 7:	Reset Cause (RESC), offset 0x05C	64
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	65
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	69
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	72
Register 12:	Device Identification 1 (DID1), offset 0x004	73
Register 13:	Device Capabilities 0 (DC0), offset 0x008	75
Register 14:	Device Capabilities 1 (DC1), offset 0x010	
Register 15:	Device Capabilities 2 (DC2), offset 0x014	
Register 16:	Device Capabilities 3 (DC3), offset 0x018	
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	84
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	86
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	92
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	94
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	96
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	99
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	101
Hibernatio	n Module	102
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	109
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	110
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	111
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	112
Register 5:	Hibernation Control (HIBCTL), offset 0x010	113
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014	115
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	116
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	117
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020	
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024	119
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C	120
Internal Me	mory	121
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	

Register 3:	Flash Memory Control (FMC), offset 0x008	128
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	130
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	131
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	132
Register 7:	USec Reload (USECRL), offset 0x140	133
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	134
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	135
Register 10:	User Debug (USER_DBG), offset 0x1D0	136
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	137
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	138
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	139
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	140
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	141
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	142
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	143
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	144
General-Pur	pose Input/Outputs (GPIOs)	145
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	160
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	
Register 20:	GPIO Commit (GPIOCR), offset 0x524	
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	175
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	176
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	184
General-Pur	pose Timers	185
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	198
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	200
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	202
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	205
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	207
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	208
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	209
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	211
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	212
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	214
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	215
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	216
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	217
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	218
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	219
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	220
Watchdog T	imer	221
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
Universal As	synchronous Receivers/Transmitters (UARTs)	244
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	254
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	

Register 7:	UART Line Control (UARTLCRH), offset 0x02C	261
Register 8:	UART Control (UARTCTL), offset 0x030	263
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	265
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	267
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	269
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	270
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	271
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	273
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	274
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	275
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	276
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	277
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	278
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	279
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	280
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	281
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	282
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	283
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	284
Synchrono	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
U U	nparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x00	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x04	
Register 3:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
Register 6:	Analog Comparator Status 1 (ACSTAT0), offset 0x20	
register 0.	- Analog comparator otatas i (ACOTATI), Oliset UATU	

Register 7:	Analog Comparator Control 0 (ACCTL0), offset 0x24	. 332
Register 8:	Analog Comparator Control 1 (ACCTL1), offset 0x44	. 332

About This Document

This data sheet provides reference information for the LM3S1110 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 15.

Table 1. Documentation Conventions

Notation	leaning				
General Register Nota	General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .				
bit	single bit in a register.				
bit field	Two or more consecutive and related bits.				
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specific in "Memory Map" on page 34.				
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.				

Notation	Meaning			
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through that register.			
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.			
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.			
RO	Software can read this field. Always write the chip reset value.			
R/W	Software can read or write this field.			
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.			
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.			
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.			
	This register is typically used to clear the corresponding bit in an interrupt register.			
WO	Only a write by software is valid; a read of the register returns no meaningful data.			
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.			
0	Bit cleared to 0 on chip reset.			
1	Bit set to 1 on chip reset.			
-	Nondeterministic.			
Pin/Signal Notation				
[]	Pin alternate function; a pin defaults to the signal without the brackets.			
pin	Refers to the physical connection on the package.			
signal	Refers to the electrical signal encoding of a pin.			
assert a signal Change the value of the signal from the logically False state to the logically True state High signals, the asserted signal value is 1 (High); for active Low signals, the asserted is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL below).				
deassert a signal	Change the value of the signal from the logically True state to the logically False state.			
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.			
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.			
Numbers	· ·			
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. F example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, a so on.			
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.			
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.			

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S1110 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1110 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S1110 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1110 microcontroller perfectly for battery applications.

In addition, the LM3S1110 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1110 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S1110 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation

- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 23 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 16 KB single-cycle SRAM
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters as a single 32-bit timer, as one 32-bit Real-Time Clock (RTC) to event capture, or for Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - 16-bit Input Capture modes

- Input edge count capture
- Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Two fully programmable 16C550-type UARTs with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - False-start-bit detection
 - Line-break generation and detection

- Analog Comparators
 - Two independent integrated analog comparators
 - Configurable for output to: drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- GPIOs
 - 20-41 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset

- Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 22 shows the features on the Stellaris® Fury-class family of devices.

Note: Figure 1-1 on page 22 indicates the full set of features available on all the devices in the Stellaris® Fury-class family, not all the features on this specific device.




Figure 1-1. Stellaris® Fury-class Family High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S1110 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 377.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core (see page 28)**

All members of the Stellaris[®] product family, including the LM3S1110 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 28 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S1110 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 23 interrupts.

"Interrupts" on page 36 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S1110 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 **PWM** (see page 191)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S1110, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

CCP Pins (see page 191)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S1110 microcontroller offers two analog comparators.

1.4.3.1 Analog Comparators (see page 322)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1110 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S1110 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module

1.4.4.1 UART (see page 244)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S1110 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 285)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S1110 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs (see page 145)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 20-41 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 335 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Three Programmable Timers (see page 185)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 221)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S1110 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 121)

The LM3S1110 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 122)

The LM3S1110 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 34)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S1110 controller can be found in "Memory Map" on page 34. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 38)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 49)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.7.4 Hibernation Module (see page 102)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 334
- Signal Tables" on page 335
- "Operating Characteristics" on page 347
- "Electrical Characteristics" on page 348
- "Package Information" on page 358

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 29. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 30. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S1110 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S1110 microcontroller supports 23 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	0 = external reference clock. (Not implemented for Stellaris microcontrollers.)	
				1 = core clock.	
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.	
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.	
				0 = counter disabled.	

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.	

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description	
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
23:0	CURRENT	W1C	-	Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing	
				this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.	

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S1110 controller is provided in Table 3-1 on page 34.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 34, addresses not listed are reserved.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			-
0x0000.0000	0x0000.FFFF	On-chip flash ^b	125
0x2000.0000	0x2000.3FFF	Bit-banded on-chip SRAM ^c	125
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	121
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	223
0x4000.4000	0x4000.4FFF	GPIO Port A	150
0x4000.5000	0x4000.5FFF	GPIO Port B	150
0x4000.6000	0x4000.6FFF	GPIO Port C	150
0x4000.7000	0x4000.7FFF	GPIO Port D	150
0x4000.8000	0x4000.8FFF	SSI0	296
0x4000.C000	0x4000.CFFF	UART0	251
0x4000.D000	0x4000.DFFF	UART1	251
Peripherals			
0x4002.4000	0x4002.4FFF	GPIO Port E	150
0x4002.5000 0x4002.5FFF		GPIO Port F	150
0x4002.6000 0x4002.6FFF		GPIO Port G	150
0x4002.7000	0x4002.7FFF	GPIO Port H	150
0x4003.0000	0x4003.0FFF	Timer0	196
0x4003.1000	0x4003.1FFF	Timer1	196
0x4003.2000	0x4003.2FFF	Timer2	196
0x4003.C000	0x4003.CFFF	Analog Comparators	322
0x400F.C000	0x400F.CFFF	Hibernation Module	108
0x400F.D000	0x400F.DFFF	Flash control	125
0x400F.E000	0x400F.EFFF	System control	56
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
Private Peripheral Bu	JS		

Start	End	Description	For details on registers, see page
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 36 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 23 interrupts (listed in Table 4-2 on page 37).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*TM-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 37 interrupts not listed are reserved.

Exception Type	Position	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
		priority (and then is called the base level of activation). This is	
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.

Table 4-1. Exception Types

Exception Type	Position	Priority ^a	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 37 lists the interrupts on the LM3S1110 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
26	Analog Comparator 1
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
32	GPIO Port H
43	Hibernation Module
44-47	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 39. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 45 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 353 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 40. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 42.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 42. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 45.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply $\overline{\text{RST}}$ or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 170) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 171) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

12. Release the \overline{RST} signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 44. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 45. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 48 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 48 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 48 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 48 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 47 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 47 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 47. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 48. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 48. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 49
- Local control, such as reset (see "Reset Control" on page 49), power (see "Power Control" on page 52) and clock control (see "Clock Control" on page 52)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 54

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 49.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 50.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 50.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 51.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 51.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 38). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 18-9 on page 356.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the RST input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 50.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-10 on page 356.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 18-11 on page 356.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 54). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-12 on page 357.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 18-13 on page 357.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Note: The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in page 65 on page ?.
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 102) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

page 65 on page ? describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 69). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

page 65 on page ? describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration** (**RCC**) register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 65 and page 70).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 18-5 on page 350). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep

the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex[™]-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 55 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	57
0x004	DID1	RO	-	Device Identification 1	73
0x008	DC0	RO	0x003F.001F	Device Capabilities 0	75
0x010	DC1	RO	0x0000.70DF	Device Capabilities 1	76
0x014	DC2	RO	0x0307.0013	Device Capabilities 2	78
0x018	DC3	RO	0x0300.0FC0	Device Capabilities 3	80
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	82
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	59
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	60
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	98

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	99
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	101
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	61
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	62
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	63
0x05C	RESC	R/W	-	Reset Cause	64
0x060	RCC	R/W	0x07A0.3AD1	Run-Mode Clock Configuration	65
0x064	PLLCFG	RO	-	XTAL to PLL Translation	69
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	70
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	83
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	86
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	92
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	84
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	88
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	94
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	85
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	90
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	96
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	72

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

		0 (DID0)															
00 00 reset -																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
eserved		VER		I.	re	served					CL/	SS					
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
•			MA.	OR		•	•			•	MIN	IOR		•			
RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -		
Bit/Field Name Type Reset Description																	
31reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.30:28VERRO0x1DID0 Version																	
8		VER		RO		0x1	I DID0 Version										
															number		
							Value	Descri	ption								
							0x1	First re	evision o		00 regist	er forma	at, for St	ellaris®			
4		reserved		RO		0x0	compa	atibility w	/ith futur	e produ	cts, the v	alue of	a reserv				
6		CLASS		RO		0x1	Device	e Class									
							The CLASS field value identifies the internal design from which all n sets are generated for all devices in a particular product line. The CI field value is changed for new product lines, for changes in fab pro (for example, a remap or shrink), or any case where the MAJOR or MI fields require differentiation from prior devices. The value of the CI field is encoded as follows (all other encodings are reserved):										
							Value	Descri	ption								
							0x0	Stellar	is® San	dstorm-o	class dev	ices.					
							0x1	Stellar	is® Fury	-class d	evices.						
	DF.E000 eset - 31 served RO 0 15 RO - eld	DF.E000 log eset - 31 30 RO RO 0 0 15 14 RO RO - - - - - - - - - - - - -	APF.E000 log eset - 31 30 29 served VER RO RO RO 0 0 0 15 14 13 RO RO RO - - - - - - - - - - - - -	DF.E000 log eset - 31 30 29 28 served VER RO RO RO RO 0 0 0 1 15 14 13 12 MAJ RO RO RO RO RO - - - - - - - - - - - - -	DF.E000 logeset - 31 30 29 28 27 served VER RO RO RO RO RO RO 0 0 0 1 0 15 14 13 12 11 MAJOR RO RO RO RO RO RO RO RO RO RO Id Name Type reserved RO 3 VER RO 4 reserved RO	Arreserved VER 72 26 served VER 72 26 Served VER 72 26 RO RO RO RO RO RO RO 0 0 0 1 0 0 15 14 13 12 11 10 MAJOR RO RO RO RO RO RO 15 14 13 12 11 10 MAJOR RO RO RO RO RO RO 16 RO RO RO RO 17 1 10 MAJOR RO RO RO RO RO 17 1 10 MAJOR RO RO RO RO 18 10 RO 19 10 RO 10 RO	Areserved VER 27 26 25 served VER reserved reserved RO	A reserved RO 0x0 Softwa compares So CLASS RO 0x1 Device RO 0x0 Softwa compares RO 0x0 Sof	DFECOD logeset - 31 30 29 28 27 26 25 24 23 served VER reserved RO RO RO RO RO RO RO RO RO RO 0 15 14 13 12 11 10 9 8 7 MAJOR RO RO RO RO RO RO RO RO RO RO RO RO RO RO reserved RO 0 Software shou compatibility w preserved acro 8 VER RO 0x1 DID0 Version This field defin is numeric. Th Value Descrip 0x1 First re Fury-cl 4 reserved RO 0x1 Device Class The CLASS RO 0x1 Device Class The CLASS fields require a field value is a (for example, a Fields require a Value Descrip 0x0 Stellar	OFFE000 10 15 1 29 28 27 26 25 24 23 22 seeved VER reserved reserved RO RO	DFE000 10 10 11 11 12 11 10 12 11 10 10 10 10 10 15 14 13 12 11 10 12 11 10 10 10 10 10 10 10 10 10	DF E000 (0) 0 29 28 27 26 25 24 23 22 21 20 Secred VER reserved 0	31 30 29 28 27 26 25 24 23 22 21 20 19 seeved VER verseved verseved cctAss cctAss cctAss RO RO </td <td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 31 30 29 28 27 26 25 24 23 22 21 20 19 18 8 VER VER reserved 0</td> <td>31 30 29 28 27 26 24 23 22 21 20 19 18 17 searced VER VER 10 80 R0 R0</td>	31 30 29 28 27 26 25 24 23 22 21 20 19 18 31 30 29 28 27 26 25 24 23 22 21 20 19 18 8 VER VER reserved 0	31 30 29 28 27 26 24 23 22 21 20 19 18 17 searced VER VER 10 80 R0 R0		

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Base 0x4 Offset 0x	00F.E00	00			L)											
Type R/W	V, reset (31	0x0000.7F 30	-FD 29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	1		1 1	-	1	rese	erved		1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		· ·		rese	l erved			, ,				BORIOR	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0
Bit/Field Name Type Reset Description																
31	:2		reserved		RO		0x0	compa		ith futur/	e produc	cts, the v	alue of	a reserv	t. To prov ved bit sh	
1			BORIOR		R/W		0	BOR	Interrupt	or Rese	et					
This bit controls how a BOR event is signaled to the control reset is signaled. Otherwise, an interrupt is signaled.								ontroller.	lf set, a							
0 reserved RO 0 Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.							a reserv	•								

Brown-Out Reset Control (PBORCTL)

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base 0x4 Offset 0x0	00F.E000	•	LDOFC	1L)												
Type R/W		×0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-		-	1			rese	rved		-		1		-	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		reser	ved	1	1		1		1	I VA	'D'I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:6	I	reserved		RO		0	compa	atibility v	vith futu	ely on th re produ ad-modi	cts, the v	value of	a reserv		
5:0	0		VADJ		R/W		0x0	LDO (Dutput V	oltage						
											chip outp vided be		ge. The	program	iming va	lues for
								Value	e V	_{OUT} (V)						
								0x00	2.	.50						
								0x01	2.	.45						
								0x02	2.	.40						
								0x03	2.	.35						
								0x04	2.	.30						
								0x05	2.	.25						
								0x06-	-0x3F R	eserved	ł					
								0x1B	2.	.75						
								0x1C	2.	.70						
								0x1D	2.	.65						
								0x1E		.60						
								0x1F	2.	.55						

60

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Offset 0x0	Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000																
1390110,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		і і		1	rese	rved			r			1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	1 1		reserved		1	1	1	PLLLRIS		rese	rved		BORRIS	reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:	7	I	reserved		RO		0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
6		I	PLLLRIS		RO		0			v Interrup when the			mer asse	erts.			
5:2	2	I	reserved		RO		0	compa	atibility v		e produ	cts, the v	value of a	a reserv	bit. To provide erved bit should b		
1		I	BORRIS		RO		0	Browr	n-Out Re	eset Raw	Interru	ot Status	6				
								a brov from t	wn-out co he browr he IMC r	ondition n-out dete	s currer	ntly activ rcuit. An	e. This is interrupt	s an un t is repo	onditions. registere rted if the 3ORCTL	d signal BORIM	
0		I	reserved		RO		0	compa	atibility v		e produ	cts, the v	value of a	a reserv	t. To prov ved bit sh		

Raw Interrupt Status (RIS)

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

iype i divi	, 10301 07	0000.00	00														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					г г 1			rese	rved	т т					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[10	14	1	12	reserved	10	1	1	,	PLLLIM	0	rese		_	BORIM	reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	R/W	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре		Reset	Descr	iption								
31:	7	I	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
6			PLLLIM		R/W		0	PLL L	ock Inte	errupt Mas	sk						
								contro	ller inte	fies wheth rrupt. If s ise, an inf	et, an ir	nterrupt i	s genera	ted if P			
5:2	2	I	reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of a	a reserv	•		
1			BORIM		R/W		0	Brown	-Out R	eset Inter	rupt Ma	sk					
								This bit specifies whether a brown-out condition is promoted to controller interrupt. If set, an interrupt is generated if BORRIS is otherwise, an interrupt is not generated.									
0		I	reserved		RO		0	compa	atibility	uld not re with future oss a rea	e produ	cts, the v	alue of a	a reserv			

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 61).

SHRM says: It is more than the contents of the RIS register ANDed with the the contents of the IMC register. This register latches a positive AND result and holds it until cleared by software. A straight combinatoric AND is insufficient. CR: What do we want to say in para?

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Type 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 15 14 13 12 11 10 9 7 6 5 3 2 1 0 8 4 PLLLMIS BORMIS reserved reserved reserved Туре RO RO RO RO RO RO RO RO RO R/W1C RO RO RO RO R/W1C RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Туре 31:7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 PLLLMIS R/W1C 0 PLL Lock Masked Interrupt Status This bit is set when the PLL T_{READY} timer asserts. The interrupt is cleared by writing a 1 to this bit. 5:2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. BORMIS R/W1C 1 0 **BOR Masked Interrupt Status** The BORMIS is simply the BORRIS ANDed with the mask value, BORIM. 0 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Masked Interrupt Status and Clear (MISC)

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base 0x4 Offset 0x0 Type R/W	05C)															
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							1	rese	erved						1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					reser	ved					LDO	SW	WDT	BOR	POR	EXT	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:	:6		reserved		RO		0	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv			
5	Bit/Field Name 31:6 reserved 5 LDO 4 SW				R/W		-	LDO F	Reset								
								When set, indicates the LDO circuit has lost regulation and has generated a reset event.									
4			SW		R/W		-	Softw	are Rese	et							
								When	set, indi	icates a	software	e reset is	s the cau	ise of th	e reset e	event.	
3			WDT		R/W		-	Watch	ndog Tim	er Rese	t						
								When	set, indi	icates a	watchdo	og reset	is the ca	use of t	he reset	event.	
2			BOR		R/W		-	Browr	n-Out Re	eset							
								When	set, indi	icates a	brown-o	out reset	is the ca	ause of t	he reset	event.	
1			POR		R/W		-	Powe	r-On Res	set							
								When	set, indi	icates a	power-o	on reset	is the ca	use of th	ne reset	event.	
0			EXT		R/W		-	Exterr	nal Rese	t							
									set, indi set even		n externa	al reset ((RST ass	sertion) i	s the ca	use of	

Reset Cause (RESC) Base 0x400F.E000

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07A0.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		res	erved	1	ACG	SYSDIV		I SDIV	USESYSDIV					reserved		
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese			reserved	BYPASS	reserved		Т	AL		OSCSRC		reserved		IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
Bit/Field		Name		Туре	F	Reset	Descr	iption								
31:	:28 reserved		l	RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
27	7		ACG		R/W		0	Auto (Clock Ga	ating						
							Gatin	g Contr	ies whetl	Cn) reg	isters an	d Deep-	Sleep-N	lode Cl	ock	

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 400 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 reserved
				0x4 /5 reserved
				0x5 /6 reserved
				0x6 /7 reserved
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 65), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.

Bit/Field	Name	Туре	Reset	Description	
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
9:6	XTAL	R/W	0xB	Crystal Value	
				This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.	
				Value Crystal Frequency (MHz) Not Crystal Frequency (MHz) Using Using the PLL the PLL	
				0x0 1.000 reserved	
				0x1 1.8432 reserved	
				0x2 2.000 reserved	
				0x3 2.4576 reserved	
				0x4 3.579545 MHz	
				0x5 3.6864 MHz	
				0x6 4 MHz	
				0x7 4.096 MHz	
				0x8 4.9152 MHz	
				0x9 5 MHz	
				0xA 5.12 MHz	
				0xB 6 MHz (reset value)	
				0xC 6.144 MHz	
				0xD 7.3728 MHz	
				0xE 8 MHz	
				0xF 8.192 MHz	
5:4	OSCSRC	R/W	0x1	Oscillator Source	
				Picks among the four input sources for the OSC. The values are:	
				Value Input Source	
				0x0 Main oscillator (default)	
				0x1 Internal oscillator (default)	
				0x2 Internal oscillator / 4 (this is necessary if used as input to PLL)	
				0x3 reserved	
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
1	IOSCDIS	R/W	0	Internal Oscillator Disable	
				0: Internal oscillator (IOSC) is enabled.	
				1: Internal oscillator is disabled.	

Bit/Field	Name	Туре	Reset	Description
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled (default).

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 65).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

Type ICO,	16361-															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(DC			г т		F						г т	R		
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	16	I	reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the v	of a rese alue of a operatior	a reserve		
15:	14		OD		RO		-	PLL O	D Value	•						
								This fi	eld spec	ifies the	value s	upplied t	to the PL	L's OD i	input.	
								Value	Descri	ption						
								0x0	Divide	•						
								0x1	Divide	by 2						
								0x2	Divide	•						
								0x3	Reserv	ved						
13	:5		F		RO		-	PLL F	Value							
								This fi	eld spec	ifies the	value s	upplied t	to the PL	.L's F inp	out.	
4:	0		R		RO		-	PLL R	Value							
								This fi	eld spec	ifies the	value s	upplied t	to the PL	L's R in	put.	

Run-Mode Clock Configuration 2 (RCC2)

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offset 0x	00F.E000 070 /, reset 0x(0780 28	00													
.)por	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	rese	erved		<u>г г</u>	SY	SDIV2	1 1			1 1		reserved	ï		
Туре	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserv		PWRDN2		BYPASS2			erved			OSCSRC2			rese		
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
3	1	L	JSERCC	2	R/W		0	Use R	CC2							
								When	set, ove	errides th	ne RCC I	register	fields.			
30:	29		reserved		RO		0x0	compa	atibility w	ith futur/	e produc	cts, the	of a rese value of a operatior	a reserve	•	
28:	23	5	SYSDIV2	!	R/W		0x0F	Syster	m Clock	Divisor						
								Specif PLL o		h diviso	r is used	to gene	erate the	system	clock fro	om the
								The P	LL VCO	frequer	ncy is 40	0 MHz.				
								additio much the RC	onal divis lower fre CC regis	sor value equencie ter sysi	es. This es during	permits Deep S oding of	r SYSDIN the syste Sleep mo 111 prov provides	em clock de. For e ides /16	to be ru example	, where
22:	14		reserved		RO		0x0	compa	atibility w	/ith futur	e produc	cts, the v	of a rese value of a operatior	a reserve	•	
1:	3	F	PWRDN2	2	R/W		1	Power	-Down I	PLL						
								When	set, pov	vers dov	vn the Pl	LL.				
1:	2		reserved		RO		0	compa	atibility w	/ith futur	e produc	cts, the v	of a rese value of a operatior	a reserve	•	
1	1	E	BYPASS2	2	R/W		1	Bypas	s PLL							
								When	set, byp	asses tl	he PLL f	or the cl	ock sour	ce.		

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x0	System Clock Source
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		reserved	r		1 1	DSDI	VORIDE				1	1	reserved		1	,	
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	T	1	reserved		1			[I DSOSCSR	r C	ľ	rese	erved	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	ield		Name		Туре		Reset	Descri	iption								
31:29 reserved					RO		0x0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operatior	a reserv			
28:2	28:23 DSDIVORIDE				R/W		0x0F	Divide	r Field (Override							
	26.23 DSDIVORIDE							6-bit s runnin		ivider fie	eld to ove	erride wl	hen Deep	-Sleep	occurs v	vith PLL	
22:	7	I	reserved	I	RO	RO 0x0 Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.							•				
6:4	4	DS	SOSCSF	RC	R/W		0x0	Clock Source									
								When	set, for	ces IOS	C to be o	clock so	urce durii	ng Deep	Sleep	node.	
								Value	Name	De	scriptior	ו					
								0x0	NOOR	IDE No	overrid	e to the	oscillator	clock s	ource is	done	
								0x1	IOSC	Us	e interna	al 12 MF	Iz oscilla	tor as s	ource		
								0x3	30kHz	Us	e 30 kH	z interna	al oscillate	or			
								0x7	32kHz	Us	e 32 kH	z extern	al oscillat	tor			
3:0	C	l	reserved	I	RO		0x0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operatior	a reserv			

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

ase 0x40 ffset 0x0 ype RO,	004		I (DID1)	,												
г	31	30	29	28	27	26	25	24	23	22	21	20	19 I	18	17	16
		VE					AM						TNO L			
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PINCOUNT	-			reserved				TEMP	-	PI	kg I	ROHS	QL	JAL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:2	28		VER		RO		0x1	DID1	Version							
								is nun	neric. Th		of the v			sion. The ded as fol		
								Value	Descr	iption						
								0x1		evision o class dev		D1 regis	ter form	at, indica	ting a S	tellaris
27:2	24		FAM		RO		0x0	Famil	у							
								Lumir	nary Mic		ct portfo	lio. The		he device encoded		
								Value	Descr	iption						
								0x0	Stella					is, all dev I3S.	vices wi	th
23:1	16	F	PARTNO		RO		0xBF	Part N	lumber							
														ice within gs are re:		
								Value	e Descr	intion						
									LM3S							
15:1	13	PI	NCOUN	т	RO		0x2	Packa	age Pin	Count						
														evice pacl reserved		ne value
								\/alue	e Descr	intion						
								value		puon						

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base 0x4 Offset 0x0 Type RO,	800		F													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 I		г <u>г</u>		r	I SRA	MSZ	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I					1	FLAS	I SHSZ	I	1	1		I	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16	5	SRAMSZ		RO	0	x003F	SRAM	1 Size							
								Indica	ites the s	size of th	ne on-ch	ip SRAN	/I memor	ту.		
								Value	e Desc	cription						
								0x003	3F 16 K	B of SR	AM					
15:	:0	F	LASHSZ		RO	0	x001F	Flash	Size							
								Indica	ites the s	size of th	ne on-ch	ip flash	memory.			
								Value	e Desc	cription						
								0x00 ⁻	1F 64 K	B of Fla	sh					

Device Capabilities 0 (DC0)

Device Capabilities 1 (DC1)

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base 0x400F.E000 Offset 0x010 Type RO, reset 0x0000.70DF 25 17 16 31 30 29 28 27 26 24 23 22 21 20 19 18 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MPU HIB PU WDT SWO SWD JTAG MINSYSDIV reserved reserved Туре RO 0 0 0 Reset 1 0 0 1 0 **Bit/Field** Description Name Туре Reset 31:16 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:12 MINSYSDIV RO 0x7 System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit. Value Description 0x7 Specifies a 25-MHz clock with a PLL divider of 8. RO 11:8 reserved 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MPU Present 7 MPU RO 1 When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU. 6 HIR RO Hibernation Module Present 1 When set, indicates that the Hibernation module is present. 5 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. PLL 4 RO 1 PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.

Bit/Field	Name	Туре	Reset	Description
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

	reset 0x 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ		1	rese				COMP1	COMP0			reserved		1	TIMER2	TIMER1	TIMER		
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						reserved		· ·			• •	SSI0	rese	erved	UART1	UART		
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1		
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption									
31:2	26	r	reserved		RO		0	compa	atibility w	ith futu/	ely on the re produce ad-modi	cts, the v	alue of	a reserv				
25	5		COMP1		RO		1	Analog	g Compa	arator 1	Present							
								When set, indicates that analog comparator 1 is present.										
24	Ļ		COMP0		RO		1	Analog	g Compa	arator 0	Present							
								When	set, indi	cates tl	hat analo	g compa	arator 0	is presei	nt.			
23:1	19	r	reserved		RO		0	compa	atibility w	ith futu/	ely on the re produce ad-modi	cts, the v	alue of	a reserv				
18	3		TIMER2		RO		1	Timer	2 Prese	nt								
								When	set, indi	cates tl	hat Gene	ral-Purp	ose Tim	er modu	le 2 is p	resen		
17	,		TIMER1		RO		1	Timer	1 Prese	nt								
								When	set, indi	cates tl	hat Gene	ral-Purp	ose Tim	er modu	le 1 is p	resent		
16	6		TIMER0		RO		1	Timer	0 Prese	nt								
								When set, indicates that General-Purpose Timer module 0 is present.										
15:	5	r	reserved		RO		0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
4			SSI0		RO		1	SSI0 F	Present									
								When	set. indi	cates tl	hat SSI n	nodule 0	is prese	ent.				

Bit/Field	Name	Туре	Reset	Description
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x0300.0FC0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	l		rese	rved			CCP1	CCP0				rese	rved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		rese	rved		C10	C1PLUS	C1MINUS	C00	COPLUS	COMINUS			rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/F	ield		Name		Туре	F	Reset	Descr	iption										
31:	26	r	eserved		RO		0	comp	atibility v	uld not rel vith future oss a rea	produ	cts, the v	alue of a	a reserv					
25	5		CCP1		RO		1	CCP1	Pin Pre	sent									
								When set, indicates that Capture/Compare/PWM pin 1 is present.											
24	ł		CCP0		RO		1	CCP0 Pin Present											
								When set, indicates that Capture/Compare/PWM pin 0 is present.											
23:	12	r	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
11			C10		RO		1	C1o F	Pin Prese	ent									
								When	set, indi	icates tha	t the ar	nalog cor	nparato	r 1 outpu	ıt pin is p	present.			
10)	(C1PLUS		RO		1	C1+ F	Pin Prese	ent									
								When	set, indi	cates tha	t the an	alog com	parator	1 (+) inp	ut pin is p	present.			
9		C	1MINUS	6	RO		1	C1- P	in Prese	nt									
								When	set, indi	cates tha	t the an	alog con	nparator	1 (-) inpi	ut pin is p	present.			
8			C0O		RO		1	C0o Pin Present											
								When set, indicates that the analog comparator 0 output pin is present.											
7		(COPLUS		RO		1	C0+ Pin Present											
								When	set, indi	cates tha	t the an	alog com	parator	0 (+) inp	ut pin is p	present.			
6		C	OMINUS	6	RO		1	C0- Pin Present											
								C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.											

Bit/Field	Name	Туре	Reset	Description
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Capabilities 4 (DC4)

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Base 0x4 Offset 0x0	00F.E000																	
Type RO,	, reset 0x 31	0000.00F 30	F 29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	r r	í	ľ		ì	rese	rved	Í		r	I	í	i i			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31:	:8	r	eserved		RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RO 1 GPIO Port H Present													
7	,		GPIOH		RO		1 GPIO Port H Present											
								When set, indicates that GPIO Port H is present.										
6	i		GPIOG		RO		1	GPIO	Port G F	Present								
								When	set, ind	icates th	at GPIC	Port G	is prese	nt.				
5	i		GPIOF		RO		1	GPIO	Port F F	Present								
								When	set, ind	icates th	at GPIC	Port F i	s presei	nt.				
4			GPIOE		RO		1	GPIO	Port E F	Present								
								When	set, ind	icates th	at GPIC	Port E	is prese	nt.				
3	5		GPIOD		RO		1	GPIO	Port D F	Present								
								When	set, ind	icates th	at GPIC	Port D	is prese	nt.				
2	2		GPIOC		RO		1	1 GPIO Port C Present										
								When set, indicates that GPIO Port C is present.										
1			GPIOB		RO		1	GPIO	Port B F	Present								
								When	set, ind	icates th	at GPIC	Port B	is prese	nt.				
0)		GPIOA		RO		1	GPIO	Port A F	Present								
								When	set, ind	icates th	at GPIC	Port A	is prese	nt.				

September 02, 2007

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x2 Type R/W	100)40		-	•	·									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I			1	rese	rved	1		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	0	0	0	0	0	0	U	0	U	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					HIB	rese	erved	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	31:7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 HIB R/W 0 HIB Clock Gating Control															
6			HIB		R/W		0	HIB C	lock Ga	ting Con	trol					
									eceives a		•	•			odule. If is uncloc	
5:4	4		reserved	1	RO		0	compa	atibility v		e produ	cts, the	value of	a reserv	t. To prov ved bit sh	
3			WDT		R/W		0	WDT	Clock G	ating Co	ntrol					
This bit controls the clock gating for the WDT module. If set, the un receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generate a bus fault.												d and				

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x110

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/V		0x00000)40															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	· ·		1	rese	rved	1			1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	reserved		1	1	1	HIB	rese	rved	WDT		reserved			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31	:7	7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. HIB R/W 0 HIB Clock Gating Control																
6	6		HIB		R/W		0	HIB C	lock Ga	ting Con	trol							
									eceives a						odule. If is uncloc			
5:	4		reserved	l	RO		0	comp	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh			
3	3		WDT		R/W		0	WDT	Clock G	ating Co	ntrol							
								This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.										
2:	0		reserved	I	RO		0	comp	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh			

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x120 Type R/W, reset 0x00000040 30 29 28 27 26 25 24 23 22 21 20 18 17 16 31 19 reserved Туре RO 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 HIB WDT reserved reserved reserved R/W RO RO RO RO RO RO RO RO RO R/W RO RO RO RO RO Туре 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset 31.7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 HIB R/W 0 **HIB Clock Gating Control** This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. 5:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 3 WDT R/W 0 WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. 2:0 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x1 Type R/W	104		00																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		'	rese	rved			COMP1	COMP0		•	reserved			TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	•			reserved	-			•	•	SSI0	rese	rved	UART1	UART0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0			
Bit/Fi	ield		Name		Туре	F	Reset	Descri	iption										
31:2	26		reserved	I	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
25	5		COMP1		R/W		0	Analog	g Comp	arator 1	Clock G	ating							
								Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.											
24	1		COMP0		R/W		0	Analog	g Comp	arator 0	Clock G	ating							
								receiv	es a clo ed. If the	ck and f	ock gatin unctions unclocke	Otherw	ise, the	unit is u	nclocked	d and			
23:1	19		reserved	I	RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
18	3		TIMER2		R/W		0	Timer	2 Clock	Gating	Control								
			TIMER2 R/W 0 Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.																

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Î		rese	rved	ſ		COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					'	reserved						SSI0	rese	rved	UART1	UART
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	26	r	reserved		RO		0	compa	atibility w	ith futu	ely on the re produc ad-modif	cts, the v	alue of	a reserv		
25	5		COMP1		R/W		0	Analo	g Compa	arator 1	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	ock gatin functions unclocke	Otherw	vise, the	unit is u	nclocke	d and
24	1		COMP0		R/W		0	Analo	g Compa	arator 0	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	ock gatin functions unclocke	Otherw	vise, the	unit is u	nclocke	d and
			eserved		RO		0				ely on the re produc	cts, the v	alue of	a reserv		
23:	19	r							ved acr	oss a re	ad-modif	fy-write o	operatio	n.		
23: 18			TIMER2		R/W		0	preser	ved acro 2 Clock			y-write o	operatio	n.		

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

fset 0x1		x0000000														
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				reserved	1	1			•	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:2	26	r	reserved		RO		0	compa	atibility w	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserv	•	
25	5		COMP1		R/W		0	Analo	g Compa	arator 1	Clock Ga	ating				
								receiv	es a clo ed. If the	ck and f	ock gating unctions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
24	Ļ		COMP0		R/W		0	Analo	g Compa	arator 0	Clock Ga	ating				
								receiv	es a clo ed. If the	ck and f	ock gating unctions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
23:1	19	r	reserved		RO		0	compa	atibility w	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserv		
18	3		TIMER2		R/W		0	Timer	2 Clock	Gating	Control					
								lf set, uncloo	the unit	receive: d disable	ock gatin s a clock ed. If the is fault.	and fun	ctions. (Otherwis	e, the u	nit is

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	108		00			· ·	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1 1	i I	î		Î	rese	rved	1			1	Ì		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	Ŭ	Ū	0	Ū	0	Ū	Ū	Ū	Ŭ	Ū	•	Ū	Ŭ	Ū	Ū	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv		
7	,		GPIOH		R/W		0	Port ⊦	I Clock (Gating C	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
6	i		GPIOG		R/W		0	Port G	G Clock	Gating C	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
5	;		GPIOF		R/W		0	Port F	Clock C	Gating Co	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
4	ļ		GPIOE		R/W		0	Port E	Clock (Gating C	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x118

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		×0000000	0														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	erved		•			•	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:	8	r	eserved		RO		0	comp	atibility v		e produ	cts, the v	value of	erved bit. a reserv n.			
7			GPIOH		R/W		0	Port H Clock Gating Control									
			GPIOH R/W 0						This bit controls the clock gating for Port H. If set, the unit reconclock and functions. Otherwise, the unit is unclocked and disate the unit is unclocked, reads or writes to the unit will generate a								
6			GPIOG		R/W		0	Port C	G Clock	Gating C	Control						
								clock	and fund	ctions. O	therwise	e, the un	it is uncl	set, the u locked a will gene	nd disab	led. If	
5			GPIOF		R/W		0	Port F	Clock C	Gating C	ontrol						
								clock	and fund	ctions. O	therwise	e, the un	it is uncl	et, the u locked a will gene	nd disab	led. If	
4			GPIOE		R/W		0	Port E	Clock (Gating C	ontrol						
								clock	and fund	ctions. O	therwise	e, the un	it is uncl	set, the u locked a will gene	nd disab	led. If	

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x1 Type R/W	128		00													
51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1	Í	Î			rese	rved					i i	1	
Туре	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ l				rese					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0	compa		/ith futur	e produ	cts, the v	alue of	erved bit. a reserv n.		
7			GPIOH		R/W		0	Port H	I Clock (Gating C	ontrol					
								clock	and fund	tions. O	therwise	e, the un	it is uncl	set, the ι ocked a will gene	nd disab	led. If
6	i		GPIOG		R/W		0	Port G	GClock (Gating C	ontrol					
								clock	and fund	tions. O	therwise	e, the un	it is uncl	set, the u ocked a will gene	nd disab	led. If
5	5		GPIOF		R/W		0	Port F	Clock C	Bating C	ontrol					
								clock	and fund	tions. O	therwise	e, the un	it is uncl	et, the u ocked a will gene	nd disab	led. If
4			GPIOE		R/W		0	Port E	Clock C	Sating C	ontrol					
								clock	and fund	tions. O	therwise	e, the un	it is uncl	et, the u ocked a will gene	nd disab	led. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

21	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1	1	1	1	•
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1		reserved		1	1		HIB	rese	erved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	7		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov /ed bit sh	
6			HIB		R/W		0	HIB R	eset Co	ntrol						
								Reset	control	for the H	libernati	on modı	ule.			
5:4	4		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh	
3			WDT		R/W		0	WDT	Reset C	ontrol						
								Reset	control	for Watc	hdog ur	nit.				
2:0	0		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh	

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	reser	ved	г г		COMP1	COMP0	· ·		reserved	· · ·		TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1		г г	reserved	1	1	і і			SSI0	rese	l erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
reser	0	Ū	Ū	Ū	0	0	Ũ	Ũ	Ū	0	Ū	Ū	Ū	Ũ	Ū	Ŭ
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:2	26		reserved		RO		0	compa	are shoul atibility w rved acro	ith futu	re produc	cts, the v	alue of	a reserv		
25	5		COMP1		R/W		0	Analo	g Comp	1 Reset	t Control					
								Reset	control f	or anal	og comp	arator 1.				
24	Ļ		COMP0		R/W		0	Analo	g Comp () Rese	t Control					
								Reset	control f	or anal	og comp	arator 0.				
23:1	19		reserved		RO		0	compa	are shoul atibility w rved acro	ith futu	re produc	cts, the v	alue of	a reserv		
18	3		TIMER2		R/W		0	Timer	2 Reset	Contro	I					
								Reset	control f	or Gen	eral-Purp	ose Tim	er mod	ule 2.		
17	,		TIMER1		R/W		0	Timer	1 Reset	Contro	I					
								Reset	control f	or Gen	eral-Purp	ose Tim	er mod	ule 1.		
16	6		TIMER0		R/W		0	Timer	0 Reset	Contro	I					
								Reset	control f	or Gen	eral-Purp	ose Tim	er mod	ule 0.		
15:	5		reserved		RO		0	compa	are shoul atibility w rved acro	ith futu	re produc	cts, the v	alue of	a reserv	•	
4			SSI0		R/W		0	SSI0	Reset Co	ntrol						
								Reset	control f	or SSI	unit 0.					
3:2	2		reserved		RO		0	compa	are shoul atibility w rved acro	ith futu	re produc	cts, the v	alue of	a reserv		
1			UART1		R/W		0	UART	1 Reset	Control	l					
								Reset	control f	or UAR	T unit 1.					

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

71 ² -	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved	•		•		•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ماما		Nama		Turne		Deest	Deee								
Bit/Fi	eia		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0						e of a reserved bit. To provide			
										vith futur oss a rea					ed bit sh	ould be
								piese		055 8 10	au-moui	iy-wille	operatio			
7			GPIOH		R/W		0	Port H	Reset	Control						
								Reset	control	for GPIC) Port H					
6			GPIOG		R/W		0	Port G	G Reset	Control						
Ŭ			01100		1011		U			for GPIC						
								Resel	CONTROL		Full G	•				
5			GPIOF		R/W		0	Port F	Reset (Control						
								Reset	control	for GPIC) Port F.					
4			GPIOE		R/W		0	Port F	E Reset (Control						
			OFICE				U			for GPIC) Port E					
								Reset	CONTRION		FOIL L.					
3			GPIOD		R/W		0	Port D	Reset	Control						
								Reset	control	for GPIC) Port D					
2			GPIOC		R/W		0	Port C	Reset	Control						
										for GPIC) Port C					
1			GPIOB		R/W		0	Port E	8 Reset (Control						
								Reset	control	for GPIC) Port B.					
0			GPIOA		R/W		0	Port A	Reset	Control						
								Recet	control	for GPIC) Port A					
								1,0301			, on A					

7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxillary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signalling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram




Figure 7-1. Hibernation Module Block Diagram

7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (\overline{WAKE}) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at t_{HIB} TO VDD maximum) plus the normal chip POR (see "Hibernation Module" on page 351).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no

restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 108 for details about which registers are subject to this timing restriction.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xosc1 pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosc0 pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 105).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 104). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust

the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 105).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxillary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the HIB pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxillary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external \overline{WAKE} pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The \overline{WAKE} pin includes a weak internal pull-up. Note that both the \overline{HIB} and \overline{WAKE} pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 105) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 105).

When the $\overline{\text{HIB}}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB TO VDD}.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB}_\text{REG}_\text{WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 103). The registers that require a delay are denoted with a footnote in Table 7-1 on page 107.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.

4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 107 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 103.

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	109
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	110
0x008	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	111
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	112
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	113
0x014	НІВІМ	R/W	0x0000.0000	Hibernation Interrupt Mask	115
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	116
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	117
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	118
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	119
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	120

Table 7-1. Hibernation Module Register Map

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC) Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	I	1	ſ		· ·	RT	CC								
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	r	1													
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31:	:0		RTCC		RO	0x0	000.000	RTC	Counter								
								A read	d returns	the 32-	bit count	er value	. This re	aister is	read-or	ıly. To	

A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.



_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ĺ		1	r 1					RT	CM0		I					1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	VIDE R/W																
Type Reset	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W	RW RW RW RW RW 1 1 1 1 1 1 1								
Reser			1	1						I		1		1	1	1	
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption								
31:	0		RTCM0		R/W	0xFF	FF.FFFF	RTC	Match 0								
A write loads the value into the RTC match register.																	

A read returns the current match value.

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Hibernation RTC Match 1 (HIBRTCM1)
Base 0x400F.C000 Offset 0x008 Type R/W, reset 0xFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		r r			RT	CM1								
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W 1	R/W	
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[10	14	10		r	10	т ^у т		<u> </u>	0		-	ı –	-			
	RTCM1																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	I I XW R/W R/W R/W R/W R/W R/W R/W R/W									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit/Fi	ield		Name		Туре	F	Reset	Description									
31:	0		RTCM1		R/W	0xFF	FF.FFFF	RTC	Match 1								
A write loads the value into the RTC match register.																	

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD) Base 0x400F.C000 Offset 0x00C Type R/W, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	RT								
Г уре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type R/W															
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
5					-	_		_								
Bit/Fi	ield		Name		Туре	ŀ	Reset Description									
31:	:0		RTCLD		R/W	0xFF	FF.FFFF	RTC I	_oad							
								A writ	e loads t	he curre	nt value	into the	RTC co	unter (R	tcc) .	

A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL) Base 0x400F.C000 Offset 0x010 Type R/W, reset 0x0000.0000

710 -	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			• •					rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ì	i i	rese	rved		Î	Î	VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv		
7		,	VABORT		R/W		0	Powe	r Cut Ab	ort Enab	le					
								0: Pov	wer cut o	occurs du	uring a lo	ow-batte	ry alert			
								1: Pov	wer cut i	s aborte	b					
6	i	(CLK32EN		R/W		0	32-kH	lz Oscilla	ator Enal	ole					
								0: Dis	abled							
								1: Ena	abled							
								then so	be enabl ftware sh er up an	nould wa	ait 20 ms					
5	i	LC	OWBATEN	N	R/W		0	Low E	Battery N	Ionitoring	g Enable	9				
								0: Dis	abled							
								1: Ena	abled							
								When	set, low	/ battery	voltage	detectio	n is ena	bled.		
4			PINWEN		R/W		0	Exteri	nal WAKE	Pin Ena	able					
								0: Dis	abled							
								1: Ena	abled							
								When	set, an	external	event o	n the \overline{WA}	KE pin v	vill re-po	wer the	device.
3		F	RTCWEN		R/W		0	RTC	Nake-up	Enable						
								0: Dis	abled							
								1: Ena	abled							
								device		RTC ma on the R r 0 or 1.						

Bit/Field	Name	Туре	Reset	Description
2	CLKSEL	R/W	0	Hibernation Module Clock Select
				0: Use Divide by 128 output. Use this value for a 4-MHz crystal.
				1: Use raw output. Use this value for a 32-kHz oscillator.
1	HIBREQ	R/W	0	Hibernation Request
				0: Disabled
				1: Hibernation initiated
				After a wake-up event, this bit is cleared by hardware.
0	RTCEN	R/W	0	RTC Timer Enable
				0: Disabled
				1: Enabled

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM)	
Base 0x400F.C000 Offset 0x014	
Type R/W, reset 0x0000.0000	

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	rved		1	ì	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				rese	erved				1	1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi			Nomo		Turne	r	Depet	Deser	ntion							
BIUFI	eia		Name		Туре	ł	Reset	Descr	ption							
31:	4		reserved		RO	0x0	00.000	Softwa	are shou	ld not re	ely on th	e value	of a rese	erved bit	. To prov	/ide
														a reserv	ed bit sh	nould be
								preser	ved acro	oss a re	ad-modi	fy-write	operatic	n.		
3			EXTW		R/W		0	Exterr	al Wake	e-Up Inte	errupt M	ask				
								0: Mas	sked							
								1: Unr	nasked							
2			LOWBAT		R/W		0	Low B	attery V	oltage Ir	nterrupt	Mask				
								0: Mas	sked							
								I. Uni	nasked							
1		I	RTCALT1		R/W		0	RTC A	lert1 Int	errupt N	lask					
								0: Mas	sked							
								1 · L Inr	nasked							
								1. 011	INDERCO							
0		I	RTCALTO)	R/W		0	RTC A	lert0 Int	errupt N	lask					
								0: Mas	sked							
								1 [.] Unr	nasked							

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000 Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1				ı ı	rese	rved			I		1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•				rese	erved						EXTW	LOWBAT	RTCALT1	RTCALT0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F 31			Name reserved		Type RO		Reset 00.0000		are shou			e value o			•			
								•			•	ify-write						
3			EXTW		RO		0	Exterr	External Wake-Up Raw Interrupt Status									
2			LOWBAT	-	RO		0	Low B	attery V	oltage R	aw Inte	rrupt Sta	tus					
1		I	RTCALT	1	RO		0	RTC Alert1 Raw Interrupt Status										
0		I	RTCALT)	RO		0	RTC Alert1 Raw Interrupt Status RTC Alert0 Raw Interrupt Status										

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I		 			rese	rved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			rese	rved		 				EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name 31:4 reserved		I	Type RO		Reset 00.0000	compa	are shou atibility w		e produ	cts, the v	alue of	erved bit a reserv n.	•		
3			EXTW		RO		0	Exterr	nal Wake	e-Up Ma	sked Int	errupt S	tatus			
2		I	LOWBAT	Г	RO		0	Low B	attery V	oltage M	asked I	nterrupt	Status			
1		F	RTCALT	1	RO		0	RTC Alert1 Masked Interrupt Status								
0		F	RTCALT	D	RO		0	RTC Alert1 Masked Interrupt Status RTC Alert0 Masked Interrupt Status								

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Hibernation Interrupt Clear (HIBIC) Base 0x400F.C000 Offset 0x020 Type R/W1C, reset 0x0000.0000

211	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			г т		1 1		г г	reser	ved			1	1	1	1	1
I																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					т т т	rese	erved					1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption							
2.0.1					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2000.	puon							
31:	4		reserved		RO	0x0	00.000	compa	atibility w	vith futur	e produ	ne value icts, the ify-write	alue of	a reserv		
								•					•			
3			EXTW		R/W1C		0	Extern	al Wake	e-Up Ma	sked In	terrupt C	lear			
								Reads	return a	an indete	erminat	e value.				
2		I	LOWBAT		R/W1C		0	Low B	attery V	oltage M	lasked	Interrupt	Clear			
								Reads	return a	an indete	erminat	e value.				
1		RTCALT1 R/W1C 0						RTC A	lert1 Ma	asked In	terrupt	Clear				
								Reads	return a	an indete	erminat	e value.				
0		F	RTCALTO)	R/W1C		0	RTC Alert0 Masked Interrupt Clear								
		RTCALT0 R/W1C 0 RTC Alert0 Masked Interrupt Reads return an indeterminate														

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles.

Hibernation RTC Trim (HIBRTCT)


Base 0x400F.C000 Offset 0x024 Type R/W, reset 0x0000.7FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1		•			1	rese	erved		1	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
															1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Bit/F	Bit/Field		Name		Туре	F	Reset	Descr	iption									
31:	31:16		reserved RO			RO 0x0000			atibility v	vith futur	e produ	e value of cts, the v ify-write of	alue of	a reserv	•	vide nould be		
15	:0		TRIM		R/W	0	x7FFF	RTC 1	RTC Trim Value									
												C prediviount for d				t is used e clock		

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.




8 Internal Memory

The LM3S1110 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 360 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in one pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 123.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 8-1. Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 124.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 124 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 8-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris® device.

8.4 Register Map

Table 8-3 on page 124 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table	8-3.	Flash	Register	Мар
-------	------	-------	----------	-----

Offset	Name	Туре	Reset	Description	See page					
Flash Control Offset										
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	126					

Offset	Name	Туре	Reset	Description	See page
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	127
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	128
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	130
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	131
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	132
System C	ontrol Offset				
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	134
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	134
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	135
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	135
0x140	USECRL	R/W	0x16	USec Reload	133
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	136
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	137
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	138
0x204	FMPRE1	R/W	0x0000.0000	Flash Memory Protection Read Enable 1	139
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	140
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	141
0x404	FMPPE1	R/W	0x0000.0000	Flash Memory Protection Program Enable 1	142
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	143
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	144

8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

16 31 30 29 28 27 26 25 24 23 22 21 20 17 19 18 reserved Туре RO 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 9 6 5 3 2 0 14 11 8 7 4 1 OFFSET Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:16 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 OFFSET R/W 0x0 Address Offset Address offset in flash where operation is performed, except for

Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 124 for details on values for this field).

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Base 0x4 Offset 0x0	Flash Memory Data (FMD) Base 0x400F.D000 Offset 0x004 Type R/W, reset 0x0000.0000															
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															16
	ype R/W															
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			~						<u>^</u>	~						
		1	T	1	r r I		T	D/	I ATA	T	r	1	1	1	ı	
Туре	R/W	R/W	R/W	R/W	r r I R/W	R/W	R/W	D/ R/W	I ATA I R/W	R/W	R/W	R/W	I R/W	R/W	R/W	R/W
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			R/W 0						
	0					0		R/W 0	R/W							
Reset	o ield		0		0	0	0	R/W 0	R/W 0							

September 02, 2007

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 126). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 127) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Base 0x4 Offset 0x	Flash Memory Control (FMC) Base 0x400F.D000 Offset 0x008 Type R/W, reset 0x0000.0000																	
Type R/W	/, reset 0: 31	×0000.000 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	51			- 20	- 27	20	1	1	I KEY	22	21	20	13	1	17			
Туре	WO	WO	WO	wo	WO	WO	WO	WO	WO	WO	WO	WO	wo	WO	WO	wo		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						res	erved						СОМТ	MERASE	ERASE	WRITE		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	eld Name Type Reset Description																	
31:	16	١	WRKEY		WO		0x0	Flash	Write Ke	∋y								
								of acc field fo	cidental f	lash writ e to occu	es. The Ir. Writes	value 0 s to the l	xA442 n F MC reថ្	o minimiz nust be w gister with he value	ritten in hout this	to this		
15	:4	r	reserved		RO		0x0	comp		/ith futur	e produo	cts, the v	value of	a reserve	t. To provide ved bit should be			
3	i		COMT		R/W		0	Comn	nit Regis	ter Value	e							
									nit (write ect on th	, 0			volatile	storage.	A write o	of 0 has		
								previc		nit acce	ss is cor	nplete, a	a 0 is ref	s is prov turned; o d.				
								This c	an take	up to 50	μs.							
2		N	/IERASE		R/W		0	Mass	Erase F	lash Me	mory							
If this bit is set, the flash main memory of the device is all erased. A write of 0 has no effect on the state of this bit.												ed. A						
								previc	ous mass	s erase a	access is	s comple	ete, a 0	ccess is is returne ete, a 1 is	ed; other	wise, if		
								This c	an take	up to 25	0 ms.							

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 µs.

September 02, 2007

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

Type ICO,	16361 07	(0000.000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	ı	r r 1		1	rese	rved	1		r	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	· ·		rese	l erved	1	1		1	1		PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi 31:			Name	I	Type RO		Reset 0x00	Descr Softw		uld not re	ely on th	e value (of a rese	erved bit.	. To prov	ride
								•	,		•	cts, the v ify-write			ed bit sh	ould be
1			PRIS		RO		0	Progr	amming	Raw Int	errupt S	tatus				
								progra not co	amming ompleted ated thro	cycle co I. Progra	mpleted mming	tate of th l; if clear cycles ar /lemory	ed, the p re either	orogram write or	ming cyo erase a	cle has ctions
0	0		ARIS		RO		0	Access Raw Interrupt Status								
								tried to Prote	o access ction Re	the flast ead Ena	n counte ble (FM	s improp r to the p PREn) a registers	olicy as and Flas	set in the h Memc	e Flash M ory Prot	lemory ection

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)	
Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т		r r 1		1	rese	rved					r	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	î î		1 1 1		res	erved				1		r	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi 31: 1	2		Name reserved PMASK	Name Type Reset Description reserved RO 0x00 Software shou compatibility w preserved acr							e produ ad-mod t Mask porting a progr	cts, the v ify-write o of the pro	value of a operation ogramm ogenerat	a reserv n. ing raw ed inter	ved bit sh interrupt rupt is pr	status omoted
0			AMASK		R/W		0	Acces This b contro	it contro Iler. If se Iler. Oth	et, an ac	interrupt	t is pron	upt status noted to fi ressed fi	the		

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved I	1 1		1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		ı ı ı		rese	l erved	r 1	1 1		1		r	PMISC	AMISC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F			Name		Туре		Reset	Descr								
31	:2		reserved		RO		0x00	compa	atibility	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv	•	
1			PMISC		R/W1C		0	Progra	amming	Masked	Interru	pt Status	and Cle	ear		
								progra by wri	amming ting a 1.	cycle co The PRI	mplete s bit in	interrupt d and was the FCRI s cleared.	s not ma I S registe	isked. T	his bit is	cleared
0	1		AMISC		R/W1C		0	Acces	s Mask	ed Interru	upt Sta	tus and C	lear			
								acces a 1. Tl	s was at	ttempted	and wa	iterrupt wa s not mas S register	sked. Th	is bit is c	leared by	y writing

8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec R Base 0x4 Offset 0x1 Type R/W	00F.E00 140	0	RL)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1 1				1	rese	rved	i i					Ì	ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		1		US	EC		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/Fi 31:		ſ	Name reserved		Type RO		Reset 0x00	compa	are shou atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of a	a reserv	•	
7:0	D		USEC		R/W		0x18	Micro	second l	Reload V	/alue					
									1 of the ammed.	controlle	er clock	when the	e flash is	being e	erased o	r
									should b gramme	e set to (ed.	0x18 (24	MHz) wł	henever	the flash	n is being	erased

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User D Base 0x4 Offset 0x Type R/W	00F.E000 1D0)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW								DATA							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				DAT	A							DBG1	DBG0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
5.4					-	-		_								
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
3.	1		NW		R/W		1	User I	Debug N	ot Writte	en					
									fies that			has no	t haan w	ritton		
								Opeci	nes that	1113 02-1		1103110		much.		
30	:2		DATA		R/W	0x1F	FFFFFF	User I	Data							
								Conta	ins the u	iser data	a value.	This field	d is initia	lized to	all 1s ar	id can
								only b	e writter	once.						
1			DBG1		R/W		1	Debu	a Contro	14						
I			DBG1		r///		I		g Contro							
								The D	BG1 bit r	nust be	1 and D	BG0 mus	st be 0 fc	or debug	to be av	/ailable.
0	1		DBG0		R/W		0	Debu	g Contro	0						
											1 and 5		tha 0 fa	r dobug	to bo or	vailablo
								THE D	BG1 bit r	nustbe		BGO MUS		n uebug	io ne av	andule.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFF.FFF

,	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1						DATA		ſ	1		1	1	r
Type	R/W 1	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1		1	1	I	I	I	I	1		1	1	1			I
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DA	ATA				1	1	1	•
Type Reset	R/W 1	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W
Reset	1	1	1	I	I	'	I	'	I	I	I	I	I		1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	Not W	/ritten							
								Speci	fies that	this 32-l	oit dword	d has no	t been w	vritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	alized to	all 1s ar	ıd can

User Register 1 (USER_REG1)

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Base 0x400F.E000 Offset 0x1E4 Type R/W, reset 0xFFFF.FFFF 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 NW DATA R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 14 13 12 11 10 9 8 7 6 5 2 1 0 4 3 DATA Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Reset Description Туре 31 NW R/W Not Written 1 Specifies that this 32-bit dword has not been written. 30:0 DATA R/W 0x7FFFFFFF User Data Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	204		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1 1		1 I	READ_	I ENABLE	1	Î	1	1	1	r	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, ,		1 I	READ_	I ENABLE		1	1	1		r	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read E	nable						
									es 2-KB ined as s						•	

Flash Memory Protection Read Enable 1 (FMPRE1) Base 0x400F.E000

Value Description

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x2 Type R/W	208		00																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	1	1	г т 1		г т	READ_	ENABLE		ſ			1	I					
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		r	1	1	r r		г т -	8 7 6 5 4 3 2 1 0												
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit/F	ield		Name		Туре	F	Reset	Descr	iption											
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable										
									es 2-KB ined as s						•					

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000

September 02, 2007

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x		, x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г		1 1	READ_I	I I ENABLE			1	r	r	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	1	г г		1 1	READ_I	ENABLE		r	1	I I	I	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Flash Memory Protection Read Enable 3 (FMPRE3) Base 0x400F.E000

Value Description

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.0000

11	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		r r	PROG_	I I ENABLE				1		1	·
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		r r		r r	PROG_	I I ENABLE			r		1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	:0	PRC	G_ENA	BLE	R/W	0x00	0000000	Flash	Program	nming E	nable					
									gures 2-ŀ ined as s							

Value Description

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					PROG_	ENABLE				1 1	I	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
									gures 2-ł ned as s							

Value Description

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	l I	I	r r		r r	PROG_	I I ENABLE				r 1		I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		I	r r		r r	PROG_	ENABLE				r 1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	intion							
Divi			Name		турс		10301	DCSCI	iption							
31:	:0	PRC	G_ENA	BLE	R/W	0x00	000000	Flash	Program	nming E	nable					
									gures 2-ł ined as s							

Value Description

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 20-41 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block. The LM3S1110 microcontroller contains eight ports and thus eight of these physical GPIO blocks.

9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 152) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data

direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 151) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-1 on page 146, where u is data unchanged by the write.

Figure 9-1. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-2 on page 146.

Figure 9-2. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 153)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 154)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 155)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 156).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 157 and page 158). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 159).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 170) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 171) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 148 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 148 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	gister Bit V	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 9-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 9-2. GPIO Interrupt Configuration Example

Register	Interrupt	Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	Х	X
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	Х	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 149 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	151
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	152
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	153
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	154
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	155
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	156
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	157
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	158

Table 9-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	159
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	160
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	162
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	163
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	164
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	165
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	166
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	167
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	168
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	169
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	170
0x524	GPIOCR	-	-	GPIO Commit	171
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	173
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	174
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	175
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	176
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	177
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	178
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	179
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	180
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	181
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	182
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	183
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	184

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 152).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		ſ			1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	erved		1	1		1	I	DA	TA	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								
7:0	0		DATA		R/W		0x00	GPIO	Data							
								This re	eaister is	s virtuall	v mappe	d to 256	locatio	ns in the	address	space

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 146 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ì	1	rese	rved			I				D	R	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:


Value Description

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)



31:8

7:0

reserved

IS

RO

R/W

0x00

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	<u>і і</u>		1	rese	rved	1		1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		1	1		I	I	I	I S I	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	I R/W	I S I R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		I	R/W 0	R/W 0	R/W 0
				RO	RO							R/W	I R/W			

Software should not rely on the value of a reserved bit. To pro-	ovide
compatibility with future products, the value of a reserved bit	should be
preserved across a read-modify-write operation.	

GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 153) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 155). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rved	-	1	1		· · · ·	r – – –	IE	I BE	1	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
7:0	0		IBE		R/W		0x00		Interrup		0					
								The I	BE value	es are de	efined as	s follows	:			

Value Description

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 155).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 153). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		1	rese	rved		1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei												0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	erved		1	1			1	I IE	V	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	EV value	es are de	efined as	s follows	:			

Value Description

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x4 Type R/M	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 410	e: 0x4000 e: 0x4000 e: 0x4000 e: 0x4002 e: 0x4002 e: 0x4002 e: 0x4002	0.5000 0.6000 0.7000 0.4000 0.5000 0.6000 0.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	Î	I	i i		î	rese	rved I	Ì	ſ	1	1	r		i .
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì	rese	i i erved		I	i I		1	r	I IN	I AE	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	1	RO		0x00	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	value of	a reserv	•	/ide nould be

GPIO Interrupt Mask Enable

The IME values are defined as follows:

Value Description

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

7:0

IME

R/W

0x00

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 156). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved		•	•	1	•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1				1	R	I IS I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		vide nould be
7:	0		RIS		RO		0x00	GPIO	Interrup	t Raw S	tatus					
								Reflec	cts the st	tatus of	interrupt	trigger o	conditior	n detecti	on on pi	ns (raw,

prior to masking).

Value Description

0 1

The RIS values are defined as follows:

Corresponding pin interrupt requirements not met.

Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		I	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T .	1	rese	rved	-	I			r	1	м		Î	ı —	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F		Ū	Name	Ū	Туре		Reset	Descr		Ū	Ū	Ū	Ū	Ũ	Ū	Ū
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		MIS		RO		0x00	GPIO	Masked	Interrup	ot Status					
								Maske	ed value	of interr	upt due	to corre	spondin	g pin.		

The MIS values are defined as follows:

Value Description


0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)



7:0

IC

W1C

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•					rese	rved	•		•		•	•	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved		1	I		1	Γ	I 	 C 	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved	1	RO		0x00	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	value of	a reserv		vide nould be

GPIO Interrupt Clear

The ${\tt IC}$ values are defined as follows:

Value Description

- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 160) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 170) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 171) have been set to 1.

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and **GPIOPUR=**0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·		1	rese	rved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ı	rese	erved		•	1		1	ſ	AFS	SEL	1	I	']
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
					_			_								
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	ł	RO		0x00					e value o			•	

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x000.00FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			, , ,		1	rese	erved			•		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•					DR	V2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DRV2		R/W		0xFF	Outpu	it Pad 2-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G		4[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DF	• RV4		•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	ļ	reserved		RO		0x00	compa		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DRV4		R/W		0x00	Outpu	it Pad 4-	mA Driv	e Enable	e				
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	г т		, , ,		1	rese	rved			•		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1 1		rved	10		1				1	V8	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ		alue of	erved bit a reserv n.	•	
7:0	0		DRV8		R/W	1	0x00			mA Driv either G			PIODR	4[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 169). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x50C
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					T	rese	rved	I	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		I	1	0	DE I	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		ODE		R/W		0x00	Outpu	it Pad O	pen Dra	in Enabl	е				
								The O	DE value	es are de	efined as	s follows	:			

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 167).

GPIO Pull-Up Select (GPIOPUR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x! Type R/M	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 510	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 .6000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved				1	r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PL	JE	1		•
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	U	0	0	U	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produo	cts, the v	value of	a reserv		vide nould be
7:0	0		PUE		R/W		-	Pad V	Veak Pul	I-Up Ena	able					
									e of 1 to es. The o					•		

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 166).

GPIO Pull-Down Select (GPIOPDR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x! Type R/W	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 514	: 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 .6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	г <u>г</u>		1	rese	rved	1		-		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		•			1		PI	DE	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	D // //	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	<u>^</u>		•	0	•				R/W							0
Reset	0	0	0	0	0	0	0	0	R/W 0	R/W 0	0	0	0	0	0	0
				0			0	0	0							0
Reset Bit/F			0 Name	0	0 Type				0							0
	ield	0					0	0 Descri Softwa compa	0 iption are shou atibility v	0 Ild not re	0 Iy on the e produce	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	
Bit/F	ield :8	0	Name		Туре		0 Reset	0 Descri Softwa compa preser	0 iption are shou atibility v ved acr	0 uld not re vith futur	0 ely on the e produc ad-modi	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	vide

write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 164).

GPIO Slew Rate Control Select (GPIOSLR)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1			rese	rved					1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved			1		I I		SF	RL	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		<u> </u>	1 1				1	rese	rved				1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	I			r	DE	ĒN	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO	I	0x00	compa	atibility w	vith futur	e produ		alue of	erved bit. a reserv n.	•	
7:(0		DEN		R/W		-	Ũ	l Enable En value		efined as	s follows	:			

Value Description


- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 171). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x520 Type R/W, reset 0x000.0001



A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524



Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xP Type RO,	t B base: t C base: t D base: t E base: t F base: t G base: t H base: FD0	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	- r		1 1		г г 1		1	rese	erved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	•	'			PI	D4		1	'
Туре	RO 0	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO	RO	RO 0	RO
Reset	U	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	ription							
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0)		PID4		RO		0x00	GPIO	Periphe	ral ID Re	egister[7	:0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xf Type RO,	rt B base: rt C base: rt D base: rt E base: rt F base: rt G base: rt H base: FD4	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000	·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ				· · · · ·		1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved		1	1				PI	D5	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	r	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID5		RO		0x00	GPIO	Periphe	ral ID Re	egister[1	5:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xP Type RO,	t B base: t C base: t D base: t E base: t F base: t G base: t H base: FD8	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		г г 1		1	rese	erved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					PII	D6		1	'
Type	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	U	U	U	U	0	0	0	U	0	U	U	U	0	0	U	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:0)		PID6		RO		0x00	GPIO	Periphe	ral ID Re	egister[2	3:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xR Type RO,	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FDC	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		r r		1	rese	rved				r I	Ì	i	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l		rese	rved		1	1				PI	I D7 I	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID7		RO		0x00	GPIO	Periphe	ral ID Re	egister[3	1:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

rt B base: rt C base: rt D base: rt E base: rt F base: rt G base rt H base: FE0	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•			1	rese	rved					1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0
											0			0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved		•	•				PII	D0	•		•
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1
ield		Name		Туре		Reset	Descr	iption							
:8	r	reserved		RO		0x00	compa	atibility w	vith futur	e produc	cts, the v	alue of	a reserv	•	
0		PID0		RO		0x61	GPIO	Periphe	ral ID R	egister[7	:0]				
							Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.
	rt B base: rt C base rt D base rt F base: rt F base: rt F base: rt H base FE0 , reset 0xi 31 R0 0 15 R0 0 15 R0 0	rt B base: 0x4000. rt C base: 0x4000. rt D base: 0x4000. rt E base: 0x4002. rt F base: 0x4002. rt H base: 0x4002. rt H base: 0x4002. reset 0x0000.006 31 30 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14	reset 0x0000.0061 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 ield Name :8 reserved	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt G base: 0x4002.7000 FE0 , reset 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 RO RO RO RO RO 0 0 0 0 15 14 13 12 rese RO RO RO RO RO 0 0 0 0 15 reset RO RO RO RO RO 0 0 0 0 15 reset RO RO RO RO RO 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.6000 rt G base: 0x4002.7000 FE0 reset 0x4002.7000 FE0 reset 0x4000.0061 31 30 29 28 27 26 25 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO 10 RO RO RO RO RO RO RO RO RO RO 10 RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.6000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 16 17 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 18 19 10 10 10 10 10 10 10 10 10 10	rt B base: 0x4000.5000 rt C base: 0x4000.7000 rt E base: 0x4002.4000 rt F base: 0x4002.5000 rt G base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 25 24 23 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 16 IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.5000 rt G base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 RO RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 RO RO O 15 14 13 12 11 10 9 8 7 6 RO RO O 15 14 13 12 11 10 9 8 7 6 RO RO R	rt B base: 0x4000.5000 rt C base: 0x4000.7000 rt D base: 0x4002.4000 rt F base: 0x4002.5000 rt F base: 0x4002.7000 rt F base: 0x4002.7000 FE0 reserved reset 0x0000.0061 reserved 31 30 29 28 27 26 25 24 23 22 21 RO RO	the base: 0x4000.5000 the base: 0x4000.7000 the base: 0x4002.4000 the base: 0x4002.5000 the base: 0x4002.7000 reset 0x4002.7000 reset 0x4002.7000 reset 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 reset 0x0000.0061 0 <td>H B base: 0x4000.5000 H C base: 0x4000.7000 H E base: 0x4002.4000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FED reset 0x0000.0061 29 28 27 26 25 24 23 22 21 20 19 31 30 29 28 27 26 25 24 23 22 21 20 19 reset/dett RO R</td> <td>H B base: 0x4000.5000 H C base: 0x4000.6000 H D base: 0x4000.7000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 Reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 RO R</td> <td>rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 reserved reserved reserved </td>	H B base: 0x4000.5000 H C base: 0x4000.7000 H E base: 0x4002.4000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FED reset 0x0000.0061 29 28 27 26 25 24 23 22 21 20 19 31 30 29 28 27 26 25 24 23 22 21 20 19 reset/dett RO R	H B base: 0x4000.5000 H C base: 0x4000.6000 H D base: 0x4000.7000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 Reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 RO R	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 reserved reserved reserved

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x	rt A base: rt B base: rt C base: rt D base: rt E base: rt F base: rt G base: rt H base:	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 .6000 .7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		г <u>г</u> г 1		1	rese	rved		1	1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1	1		I	1	I Pl	I D1 I	I	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		L	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 0
	0			RO	RO	0			0			RO	RO			
Reset	o Field	0	0	RO 0	RO 0	0	0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th re produ	RO 0 e value cts, the	RO	0 erved bit a reserv	0 . To prov	0 vide
Reset Bit/F	o Field :8	0	0 Name	RO 0	RO 0 Type	0	0 Reset	0 Descr Softw compa prese	0 iption are shou atibility v	0 uld not re vith futur oss a re	0 ely on th re produ ad-modi	RO 0 e value cts, the ify-write	RO 0 of a rese	0 erved bit a reserv	0 . To prov	0 vide

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt C base rt D base rt E base rt F base rt G base rt H base FE8	0x4000 0x4000 0x4000 0x4002 0x4002 0x4002 0x4002 0x4002	5000 6000 7000 4000 5000 .6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	r r 1		1	rese	rved		1	ſ	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		•	•		•		I DI	D2			'
				1000	l I							FI	l I			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R0	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		. <u> </u>	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		I	RO 0	RO 0	RO 0
	0			RO	RO	0			0			RO	R0			
Reset	o	0	0	RO 0	RO 0	0	0	0 Descr Softwa compa	0 iption are shou atibility v	0 Ild not re vith futur	0 ely on the re produc	RO 1 e value o cts, the v	RO 1	0 erved bit a reserv	o . To prov	0
Reset Bit/F	o ïeld :8	0	0 Name	RO 0	RO 0 Type	0	0 Reset	0 Descr Softw compa	o iption are shou atibility w rved acr	0 Ild not re vith futur oss a re	0 ely on the re produc	RO 1 e value o cts, the v fy-write o	RO 1 of a rese value of	0 erved bit a reserv	o . To prov	0 vide
Reset Bit/F 31	o Tield :8	0	0 Name reserved	RO 0	RO 0 Type RO	0	0 Reset 0x00	0 Descr Softw compa prese GPIO	0 iption are shou atibility v rved acr Periphe	0 vith futur oss a re ral ID R	0 ely on the e produc ad-modi egister[2	RO 1 cts, the v fy-write 3:16]	RO 1 of a rese value of	⁰ erved bit a reserv n.	0 . To prov ed bit sh	0 vide nould be

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port C base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFEC Type RO, reset 0x0000.0001																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved	1	1	1	1		1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-	1	1	1	1		1	
				rese	rved		•			•	•	P	D3	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 1
	0			RO	RO				0			RO	RO			
Reset	o Tield	0	0	RO	RO 0		0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th	RO 0 e value cts, the	RO	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F	o Field :8	0	⁰ Name	RO	RO 0 Type		0 Reset	0 Descr Softwa compa prese	0 iption are shou atibility v rved acr	0 uld not re vith futur oss a re	0 ely on th	RO 0 e value cts, the y fy-write	RO 0 of a rese value of a	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F 31	o Field :8	0	0 Name reserved	RO	RO 0 Type RO		0 Reset 0x00	0 Descr Softwa compa preser GPIO	0 iption are shou atibility v rved acr Periphe	0 uld not re vith futur oss a re eral ID R	0 ely on the re produc ad-modi egister[3	RO 0 e value cts, the fy-write 81:24]	RO 0 of a rese value of a	⁰ erved bit a reserv n.	0 . To prov ed bit sh	1 vide nould be

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

rt B base rt C base rt D base rt E base rt F base rt G base rt H base FF0	: 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000 7000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1 1		· ·		1	rese	erved		1	1			1	'
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	, , , ,	rese	rved I		1	1			I	C	D0		1	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
ield		Name		Туре		Reset	Descr	iption							
:8	I	reserved		RO		0x00	comp	atibility v	vith futur	e produ	cts, the	value of a	a reserv		
0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	egister[7	:0]				
										.	-				
	rt B base rt C base rt D base rt D base rt F base rt F base rt G base rt H base FF0 , reset 0x 31 R0 0 15 R0 0 15	rt B base: 0x4000. rt C base: 0x4000. rt D base: 0x4000. rt B base: 0x4002. rt F base: 0x4002. rt G base: 0x4002. rt H base: 0x4002. reset 0x0000.000 31 30 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14	reset 0x0000.000D 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 ield Name :8 reserved	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt G base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 RO RO RO RO 0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 16 RO RO RO RO RO RO 17 RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 16 RO RO RO RO RO RO 17 RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.6000 rt G base: 0x4002.7000 FF0 reset 0x4002.7000 31 30 29 28 27 26 25 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO 10 RO RO 10 RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 27 26 25 24 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 8 reserved RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 8	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 27 26 25 24 23 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO 15 14 13 12 11 10 9 8 7 RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO R	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt B base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 RO RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4002.6000 rt E base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 21 RO RO R	rt B base: 0x4000.5000 rt C base: 0x4000.7000 rt E base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 21 20 reserved RO RO R	the base: 0x4000.5000 the base: 0x4000.7000 the base: 0x4002.4000 the base: 0x4002.5000 the base: 0x4002.7000 the base: 0x4002.700 the base: 0x4002.700 the base: 0x4002.700 the base: the base: the base: the base:	H B base: 0x4000.5000 http://documentstyle.org/line H D base: 0x4000.6000 http://documentstyle.org/line H E base: 0x4002.7000 http://documentstyle.org/line FF0 reserved reset 0x0000.000D 13 31 30 29 28 27 26 25 24 23 22 21 20 19 18 R0 R0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 rt B base: 0x4002.7000 reset 0x000.000D 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.000D

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xl Type RO,	rt C base rt D base rt E base rt F base rt G base rt H base FF4	:: 0x4000. :: 0x4000. : 0x4002. : 0x4002. :: 0x4002. :: 0x4002.	6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r r		· · ·		ı	rese	rved		1			r	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1	ľ		1	CI	D1	r		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		CID1		RO		0xF0		PrimeCe les softw		egister[1:	-	ripheral	identific	ation sy	stem.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000

GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol Offset 0xl Type RO,	rt C base rt D base rt E base rt F base rt G base rt H base FF8	: 0x4000. : 0x4000. : 0x4002.4 : 0x4002.5 : 0x4002.5 : 0x4002.5	6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1			1	CI	1 D2		l I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ïeld		Name		Туре	l	Reset	Descr	iption							
31:	:8	r	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05	GPIO	PrimeCe	ell ID Re	gister[23	3:16]				
								Provid	les softw	/are a st	andard o	cross-pe	eripheral	identific	ation sys	stem.

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FFC	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000	·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·		1	rese	rved	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	i i erved		1	1		1	1	C	I ID3	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		L	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1		I	RO 0	RO 0	RO 1
	0			RO	RO				1			RO	RO			
Reset	o Tield	0	0	RO	RO 0		0	0 Descr Softwa compa	1 iption are shou atibility v	0 uld not re vith futur	1 ely on th re produ	RO 1 e value cts, the	RO	o erved bit a reserv	0 . To prov	1 vide
Reset Bit/F	o Field :8	0	⁰ Name	RO	RO 0 Type		0 Reset	0 Descr Softw comp prese	1 ription are shou atibility v rved acr	0 uld not re vith futur oss a re	1 ely on th re produ	RO 1 e value cts, the fy-write	RO 0 of a rese value of	o erved bit a reserv	0 . To prov	1 vide

10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

Note: Timer2 is an internal timer and can only be used to generate internal interrupts.


The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 31).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram





10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 197), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 198), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 200). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 211) and the **GPTM TimerB Interval Load** (**GPTMTBILR**) register (see page 212). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale** (**GPTMTAPR**) register (see page 215) and the **GPTM TimerB Prescale** (**GPTMTBPR**) register (see page 216).

10.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 211
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 212
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 219
- GPTM TimerB (GPTMTBR) register [15:0], see page 220

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 198), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 202), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 207), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 209). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 205), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 208).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 213) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 197). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	2.6214	mS
00000001	2	5.2428	mS
00000010	3	7.8642	mS
11111100	254	665.8458	mS
11111110	255	668.4672	mS
11111111	256	671.0886	mS

Table 10-1. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 190 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 191 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

10.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 192 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 10-4. 16-Bit PWM Mode Example

10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 193. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 193. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 194-step 9 on page 194.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-2 on page 195 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 10-2. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	197
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	198
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	200

Offset	Name	Туре	Reset	Description	See page
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	202
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	205
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	207
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	208
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	209
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	211
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	212
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	213
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	214
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	215
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	216
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	217
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	218
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	219
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	220

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	l I	r 1		1	reserv	ved	1		1 1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	Î	I	r r L		reserved	r r 1		î I	r	1 I			GPTMCFC	3
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name	I	Type RO		Reset 0x00	Descrip		ould not re	alv on ti	ne value c	of a res	erved hit	t To prov	vide
								compa	tibility	with futur	e produ	lify-write c	alue of	a reserv	•	
2:	0	(GPTMCF	G	R/W		0x0	GPTM	Config	guration						
								The GP	TMCF	G values a	are def	ned as fo	llows:			
								Value	e De	scription						
								0x0	32-	bit timer o	configu	ration.				
								0x1	32-	bit real-ti	me cloo	k (RTC) c	counter	configu	ration.	
								0x2	Re	served.						
								•••=								

- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x004
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т				1	reser	ved			1	I			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	15	14	1 1	12	r		1	° 1 1	/		5	4	-	<u>г г</u>	•	
					1	rese	erved						TAAMS	TACMR	TA	MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption							
31:	4		reserved		RO		0x00	compa	atibility v		e produ	cts, the	value of	erved bit. a reserve n.	•	
3			TAAMS		R/W		0	GPTM	Timer/	Alterna	te Mode	Select				
								The T	AAMS Va	lues are	defined	l as follo	ws:			
								Value 0 1	•	ption re mode mode is						
									Note:				e, you m field to (ust also c 0x2.	lear the	TACMR
2			TACMR		R/W		0			Capture		l as follo	ows:			
								Value 0	Descri Edge-	ption Count me	ode.					

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x008
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		1	1 1		т т		1	rese	rved			1	1	1 1		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
			40	10		40			_		-		<u>^</u>								
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1						
						rese	erved						TBAMS	TBCMR	TB	MR					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
Bit/F	ield		Name		Туре	I	Reset	Description													
31:	4		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide													
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
								presei	ved acr	oss a rea	aa-moa	ity-write	operatio	n.							
3			TBAMS		R/W		0	GPTM	1 TimerE	3 Alterna	te Mode	e Select									
								T L													
								The T	BAMS Va	alues are	defined	a as tolic	ows:								
								Value	Descr	ption											
								0	Cantu	re mode	is enah	led									
									•												
								1	PVVIVI	mode is	enabled	1.									
									Note:				le, you m		lear the	TBCMR					
										bit a	nd set tl	he TBMR	field to (0x2.							
2			TBCMR		R/W		0	GPTM	1 TimerF	3 Capture	- Mode										
-			1 Domit				U														
								The T	BCMR Va	alues are	defined	d as tollo	ows:								
								Value	Descr	intion											
										•											
								0	Edge-	Count m	ode.										

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description					
1:0	TBMR	R/W	0x0	GPTM TimerB Mode					
				The TBMR values are defined as follows:					
				Value Description					
				0x0 Reserved.					
				0x1 One-Shot Timer mode.					
				0x2 Periodic Timer mode.					
				0x3 Capture mode.					
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.					
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.					
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.					

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

Timer0 ba Timer1 ba Timer2 ba Offset 0x	ase: 0x40 ase: 0x40 ase: 0x40 00C	003.1000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					'			rese	erved	•				•	· ·		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	TBPWML	TBOTE	reserved	TBEV		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN	
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	Bit/Field Name Type Reset							Description									
31:	15	r	eserved	1	RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
14	4	Т	BPWMI	L	R/W		0	GPTM TimerB PWM Output Level									
								The TBPWML values are defined as follows:									
								Value	e Descri	ption							
								0	Outpu	t is unaff	ected.						
								1	Outpu	t is inver	ted.						
1:	3		твоте		R/W		0	GPT	/I TimerE	3 Output	Trigger	Enable					
								The 1	BOTE Va	alues are	defined	l as follo	WS:				
								Value	e Descri	ption							
								0	The o	utput Tim	nerB trig	ger is dis	sabled.				
								1	The o	utput Tim	nerB trig	ger is en	abled.				
1:	2	r	reserved	1	RO		0	comp	atibility v		e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh		
11:	10	Т	BEVEN	т	R/W		0x0	GPT	/I TimerE	B Event M	Node						
								The 1	BEVENI	values	are defir	ned as fo	llows:				
								Value	e Descri	ption							
								0x0	Positiv	ve edge.							
								0x1	Negat	ve edge							
								0x2									
								0x3	Both e	dges.							

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
0	IAEN	R/W	0	
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000

iype R/W	ype k/w, reset 0x0000.0000																				
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
							•	rese	ved												
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
			reserved		'	CBEIM	CBMIM	твтоім		reser	ved		RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ					
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	- 1-1		Maria		T	-		Deces													
Bit/Fi	ela		Name		Туре	F	Reset	Description													
31:"	11		reserved		RO	(0x00	Software should not rely on the value of a reserved bit. To provide													
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
10)		CBEIM		R/W		0	GPTM CaptureB Event Interrupt Mask													
								The CBEIM values are defined as follows:													
								Value	Descri	ption											
								0	Interru	pt is disa	bled.										
								1	Interru	pt is ena	bled.										
										•											
9			CBMIM		R/W		0	GPTM CaptureB Match Interrupt Mask													
								The CI	BMIM Va	lues are	defined	as follo	ws:								
								Value	Descri	ption											
								0		pt is disa	bled.										
								1	Interru	pt is ena	bled.										
8			твтоім		R/W		0	GPTM	TimerE	Time-O	ut Interr	upt Mas	k								
								The T	BTOIM V	alues ar	e define	d as fol	lows:								
								Value	Descri	ption											
								0	Interru	pt is disa	bled.										
								1		pt is ena											
7:4	1		reserved		RO		0	compa	atibility v	ild not re vith future oss a rea	e produc	cts, the v	value of	a reserv	•						

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x01C Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RO RO RO RO RO RO RO RO Type RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 12 11 10 9 8 7 6 2 0 15 13 4 3 1 5 reserved CBERIS CBMRIS TBTORIS RTCRIS CAERIS TATORIS CAMRIS reserved RO RO RO RO RO RO RO RO RO Туре RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Description **Bit/Field** Reset Name Type Software should not rely on the value of a reserved bit. To provide RO 0x00 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RO 10 CBERIS 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. 9 CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking. TBTORIS RO 0 GPTM TimerB Time-Out Raw Interrupt 8

This is the TimerB time-out interrupt status prior to masking.

0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

This is the RTC Event interrupt status prior to masking.

GPTM RTC Raw Interrupt

2	CAERIS	RO	0	GPTM CaptureA Event Raw Interrupt
				This is the CaptureA Event interrupt status prior to masking.
1	CAMRIS	RO	0	GPTM CaptureA Match Raw Interrupt
				This is the CaptureA Match interrupt status prior to masking.
0	TATORIS	RO	0	GPTM TimerA Time-Out Raw Interrupt

0

This the TimerA time-out interrupt status prior to masking.

7:4

3

reserved

RTCRIS

RO

RO

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000	
Offset 0x020 Type RO, reset 0x0000.0000	

Type NO,	IESEL UX	.0000.000	00																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 1		1		1	resei	rved				1 1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[1	reserved		1	CBEMIS	CBMMIS	TBTOMIS		rese	rved		RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/F	ield		Name		Type Reset			Description											
31:	11	reserved RO 0x00				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
10)		CBEMIS		RO		0	GPTM CaptureB Event Masked Interrupt											
								This is the CaptureB event interrupt status after masking.											
9			CBMMIS		RO		0	GPTM	GPTM CaptureB Match Masked Interrupt										
								This is the CaptureB match interrupt status after masking.											
8		٦	TBTOMIS		RO		0	GPTM TimerB Time-Out Masked Interrupt											
								This is	the Tir	nerB time	e-out inte	errupt si	tatus afte	er maski	ng.				
7:4	4		reserved		RO		0x0	compa	atibility	uld not re with futur ross a rea	e produc	cts, the	value of	a reserv					
3			RTCMIS		RO		0	GPTM	RTC	lasked Ir	nterrupt								
								This is	the R1	C event	interrup	t status	after ma	sking.					
2			CAEMIS		RO		0	GPTM	l Captu	reA Even	t Maske	d Interr	upt						
								This is the CaptureA event interrupt status after masking.											
1			CAMMIS		RO		0	GPTM	l Captu	reA Matc	h Maske	ed Interr	rupt						
								This is	the Ca	ptureA m	natch int	errupt s	tatus afte	er mask	ing.				
0	0 TATOMIS RO 0					A Time-O			•										
					This is the TimerA time-out interrupt status after masking.														

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM	Interru	pt Clea	r (GPTN	1ICR)														
Timer0 ba Timer1 ba Timer2 ba Offset 0x0 Type W10	ase: 0x40 ase: 0x40 024	003.1000 003.2000	000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
						l	•	reser	ved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved		1	CBECINT		TBTOCINT		rese				CAECINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0		
Bit/F	ield		Name		Туре	F	Reset	Descri	ption									
31:11 reserved RO 0x00 Software should not rely on the value of a reserved across a read-modify-write operation.							a reserv	•										
10	D	(CBECINT	-	W1C		0	GPTM	Captur	eB Even	t Interru	pt Clea	-					
								The CI	BECINT	values a	are defin	ied as fo	ollows:					
								Value	Descri	otion								
								0		errupt is	unaffec	ted						
								1		errupt is								
9)	C	CBMCINT	F	W1C		0	GPTM	Captur	eB Matc	h Interru	errupt Clear						
								The CI	BMCINT	values a	are defin	ied as fo	ollows:					
								Value	Descri	otion								
								0	The inf	errupt is	unaffec	ted.						
								1	The int	errupt is	cleared	l.						
8 TBTOCINT W1C 0 GPTM TimerB Time-Out Interrupt Clear																		
				The TBTOCINT values are defined as follows:														
								Value	Descri	otion								
								0	The inf	errupt is	unaffec	ted.						
								1	The inf	errupt is	cleared	l.						
7:	4	reserved RO 0x0 Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.																

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

				,			32-bit mo	,					40	40		10		
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								TAI	LRH I									
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	<u>г г</u>			TAI	l LRL	I		1						
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1		
Bit/Fi 31:1			Name TAILRH		Type R/W	0:	Reset	Description GPTM TimerA Interval Load Register High										
00					0x00	bit mode 00 (16-bi node)	' Mhon contigured for 22 bit mode vie the CDTMCEC register the CD											
									bit mode of GPTN		ld reads	as 0 an	d does r	iot have	an effec	t on th		
								GPTM TimerA Interval Load Register Low										

GPTM TimerA Interval Load (GPTMTAILR)

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1						rese	rved			1			•	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T	I I	I 1			T	TBI	I LRL	ſ	Γ	1	ı ı ı		1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit/F	Bit/Field		Name			I	Reset	Descr	iption								
31:	31:16 reserved			l	RO	0	x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15	:0		TBILRL	BILRL R/W 0xFFFF				GPTM	1 TimerB	Interva	Load R	Register					
											•		a 32-bit t				

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x030

Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1		1 1	TAN	I IRH		1	1	1	1	1	·
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1 1	ſ	1 I 1		1 1	TAN	I IRL		1	I	1	1	T	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1						
Resel	I	I	I	I	'	1	I	I	I	I	I	I	I	I	I	I
Bit/Fi	iold		Name		Tuno		Reset	Descr	intion							
DIVE	leiu		Name		Туре		Resel	Desci	ιριιοπ							
31:"	16		TAMRH		R/W		xFFFF		1 TimerA	Match I	Register	High				
							bit mode))00 (16-bil		configu	red for 3	2-bit Re	al-Time	Clock (F	RTC) mc	de via tl	he
							node)	GPTN	ICFG re	gister, th	nis value	is comp	pared to			
							,	GPTN	ITAR, to	determi	ine mato	h event	s.			
										e, this fie I TBMAT		as 0 an	d does r	not have	an effeo	ct on the
	_															
15:	0		TAMRL		R/W	0	xFFFF	GPTN	1 TimerA	Match I	Register	Low				
									•				Clock (F	,		
										.	nis value ine mato		pared to	the lowe	er half of	
									,						ODTM	
									•			-	value al t PWM s	•	GPIM	IAILR,
									•		0		e, this va		•	
								numbe		je event			dge ever Ial to the			The total TAILR

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		· · ·			rese	rved	1	1	1		1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1		і і і		1	TBN	I MRL	1	1	1	1	1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit/F	ield	Name			Туре	F	Reset	Descr	iption								
31:	31:16 reserved I						x0000	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv			
15	5:0 TBMRL			R/W	0>	ĸFFFF	GPTM TimerB Match Register Low										
									•			de, this ne outpu		0	GPTM	BILR,	
								When configured for Edge Count mode, this value along with									

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				TAF	I PSR I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field Name			Туре	Type Reset			iption								
31	:8 reserved				RO 0x00			compa	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.							
7:	0	TAPSR R/W 0x00		0x00	GPTM	1 TimerA	Presca	е								
									egister lo register.		value or	n a write.	A read i	returns t	he curre	nt value

Refer to Table 10-1 on page 189 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1 1		· · ·		1	rese	rved			•			1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1	rese	rved		1	T	TBPSR								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	Bit/Field Name			Type Reset		Descr	iption										
31	31:8 reserved				RO 0x00			compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
7:	0	TBPSR R/W 0x00		0x00	GPTM	1 TimerB	Presca	le									
								egister lo register		value or	n a write.	A read	returns t	he curre	nt value		

Refer to Table 10-1 on page 189 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	•		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1	rese	i i erved		1	r		Ì	ı –	TAP	I SMR	1	1	\square
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	value of	a reserv	•	vide nould be
7:	0		TAPSMR	1	R/W		0x00	GPTM	1 TimerA	A Presca	le Match	ı				
								This v	alue is ι	used alo	ngside G	ЭРТМТА	матсн	R to det	ect time	r match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 I	rese	erved		1	1				TBP	I SMR	1	1	\square
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		TBPSMR	l	R/W		0x00	GPTM	1 TimerB	Presca	le Match	ı				
								This v	alue is ι	ised aloi	ngside G	ЭРТМТВ	MATCH	R to det	ect time	r match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x048 Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode) 29 28 25 24 23 22 21 17 16 31 30 27 26 20 19 18 TARH Туре RO Reset 0 1 1 0 1 0 1 1 1 1 0 1 1 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TARL RO Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description RO 0xFFFF GPTM TimerA Register High 31:16 TARH (32-bit mode) If the GPTMCFG is in a 32-bit mode, TimerB value is read. If the 0x0000 (16-bit GPTMCFG is in a 16-bit mode, this is read as zero. mode) 15:0 TARL RO 0xFFFF GPTM TimerA Register Low A read returns the current value of the GPTM TimerA Count Register, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer0 ba Timer1 ba Timer2 ba Offset 0xt Type RO	ase: 0x40 ase: 0x40 ase: 0x40 04C	003.0000 003.1000 003.2000	·													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1		T	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TBRL															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31:	16	r	reserved		RO	0	x0000	compa	atibility w	ith futur/	e produ	cts, the v	of a rese /alue of a operation	a reserv	•	vide nould be
15	:0		TBRL		RO	0	xFFFF	GPTM	1 TimerB							
													GPTM T en it retu			egister , np from

the last edge event.

11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram





11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the **WDTCTL** register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 222 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	224
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	225
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	226
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	227
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	228
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	229
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	230
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	231

Table 11-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	232
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	233
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	234
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	235
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	236
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	237
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	238
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	239
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	240
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	241
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	242
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	243

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



September 02, 2007

Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd	log Cor	ntrol (W)												
Base 0x4 Offset 0x0 Type R/W	800		100													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т 	1	1		1		erved				1 I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0							U		0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							rese	rved							RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Resei	0	0	0	0	0	0	0	U	0	U	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Desci	ription							
31:	:2		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur	e produo	cts, the v	value of a	a reserv		
1			RESEN		R/W		0	Watch	ndog Res	et Enab	le					
								The R	esen va	lues are	defined	as follo	WS:			
								Value	e Descrip	otion						
								0	Disable	ed.						
								1	Enable	the Wa	tchdog r	nodule r	reset out	put.		
0)		INTEN		R/W		0	Watch	ndog Inte	rrupt En	able					
								The I	NTEN va	lues are	defined	as follo	ws:			
								Value	e Descrip	otion						
								0			disable ardware		this bit is	set, it c	can only	be
								1		•		,	enabled,	all write	es are ig	nored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

JI	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved	r	1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-			-			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	reserved	1	1	1			1	1	WDTRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31								compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0)		WDTRIS	5	RO		0	Watch	ndog Rav	w Interru	ipt Statu	IS				
								Gives	the raw	interrup	t state (prior to n	nasking) of WD1	INTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	, ,		 		1	rese	rved	1 1		· · ·		1	1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							•	reserved						1		WDTMIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре		Reset	0 0 0 0 0 0 0 0 0									
31	:1		reserved		RO		0x00	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv			
0)		WDTMIS		RO		0	Watch	dog Ma	asked Inte	errupt S	tatus					
								Gives interru		sked inte	rrupt st	ate (after	maskir	ng) of th	e WDTII	NTR	

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.


Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	г г г	ſ		1	rese	rved	1	1	î		1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	reserved	T		1	STALL		1	1	rese	rved	1	1	ľ
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31 8	:9		Name reserved STALL	I	Type RO R/W		Reset 0x00 0	compa presei	are sho atibility rved ac	cross a re	re produ ead-mod	cts, the v	alue of	f a reser	•	vide hould be
o			STALL		R/W		0	When debug	set to ger, the	all Enabl 1, if the S e watchd the watch	Stellaris [®] og timer	stops co	unting.	Once th		a controller
7:	0		reserved		RO		0x00	compa	atibility	ould not r with futu cross a re	re produ	cts, the v	alue of	f a reser	•	wide hould be

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	erved			•		•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		ſ	r	I Pl	I D4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00		are shou						•	
compatibili compatibili									•	-			ed bit sh	ould be		
7:0 PID4 RO						0x00	WDT	Periphe	al ID Re	egister[7	:0]					


Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xED4

Offset 0xFD4 Type RO, reset 0x0000.0000




Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000



Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T			r r I		I	rese	rved	I			1	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	U	U	0	U	U	U	0	0	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		l	1		I		PI	I D7 I	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	·							•	
7:	0		PID7		RO		0x00	WDT	Peripher	ral ID Re	egister[3	1:24]				


Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005



Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved I			1		1	1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	0	U	0	0	U	U	0	0	0	U	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		TypeResetDescriptionRO0x00Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.									•		
7:0	0		PID1		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ter[15:8]]			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	rved			Î		Ì	•	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'		rese	rved			'				PI	D2	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility w	ith futur	e produ	e value cts, the ify-write	alue of	a reserv	•	
7:0	D		PID2		RO		0x18	Watch	ndog Per	ipheral I	D Regi	ster[23:1	6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	. 1			rese	erved	I	1	1		1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'		rese	erved		1	1		1	I	PI	D3	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Report	0	0	Ũ	0	Ŭ	Ū	Ŭ	Ū	Ũ	Ū	0	Ū	0	Ũ	Ũ	·
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	0		PID3		RO		0x01	Watch	ndog Per	ripheral	ID Regis	ster[31:2	4]			

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r		•	rese	rved	1 1		1		1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		1 1		CI	D0	T	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
7:0	0		CID0		RO		0x0D	Watch	ndog Pri	meCell II) Regis	ter[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		î	Ì				CI	D1	Î	î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produo	cts, the v	alue of	a reserv		
7:0	0		CID1		RO		0xF0	Watch	ndog Prir	neCell II	D Regist	ter[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, i		1	rese	erved		l		1	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved I		1	1				CI	l D2 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05	Watch	ndog Prir	neCell II	D Regist	ter[23:16	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,			rese	i erved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				CI	I D3 I	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0)		CID3		RO		0xB1	Watch	ndog Prir	neCell II	D Regis	ter[31:24	4]			

12 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S1110 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

12.1 Block Diagram




Figure 12-1. UART Module Block Diagram

12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 263). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 246 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 259) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 260). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 261), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 256) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 245).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 254). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 12-3 on page 248 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 252). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 261).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 256) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 265). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 270).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 267) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 269).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 271).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 263). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 246, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 259) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 260) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 250 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 263) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	252
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	254
0x018	UARTFR	RO	0x0000.0090	UART Flag	256
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	258
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	259

Offset	Name	Туре	Reset	Description	See page
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	260
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	261
0x030	UARTCTL	R/W	0x0000.0300	UART Control	263
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	265
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	267
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	269
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	270
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	271
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	273
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	274
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	275
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	276
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	277
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	278
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	279
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	280
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	281
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	282
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	283
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	284

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved OE BE PE FE DATA Type RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W		,															
Type RO <		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 10 11 11 0<			1	1 1		ľ		1	rese	l erved	1	1	1		1	1	1
Reset 0 1 1 1 1 1 <td>Туре</td> <td>RO</td>	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type RO R	Reset	0	0	0	0	0	0		0		0	0	0		0	0	0
Type RO <	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 1 0 1 0 1 0 1 0 0 0 0 0 <td></td> <td></td> <td>rese</td> <td>erved</td> <td></td> <td>OE</td> <td>BE</td> <td>PE</td> <td>FE</td> <td></td> <td>1</td> <td>1</td> <td>D/</td> <td>ATA</td> <td>1</td> <td>1</td> <td>1</td>			rese	erved		OE	BE	PE	FE		1	1	D/	ATA	1	1	1
Bit/Field Name Type Reset Description 31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation. 11 OE RO UART Overrun Error 11 OE RO UART Overrun Error The OE values are defined as follows: Value Description 0 0 There has been no data loss due to a FIFO overrun. 1 10 BE RO 0 UART Break Error 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input	Туре							RO		R/W			R/W				R/W
 31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should the preserved across a read-modify-write operation. 11 OE RO 0 UART Overrun Error The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. The next character is only one 0 character is loaded into the FIFO. The next character is only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. 	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
 31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should the preserved across a read-modify-write operation. 11 OE RO 0 UART Overrun Error The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. The next character is only one 0 character is loaded into the FIFO. The next character is only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. The next character is only enabled after the received data input to FIFO. 	Bit/Fi	ield		Name		Type	,	Reset	Descr	intion							
compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation. 11 OE RO 0 UART Overrun Error The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input	Bitti			Hamo		1990			2000	iption							
The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input	31:1	12		reserved		RO		0	comp	atibility v	with futur	e produ	cts, the	value of	a reserv		
 Value Description There has been no data loss due to a FIFO overrun. New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input 	11			OE		RO		0	UART	- Overru	n Error						
 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input 									The C	E value	s are def	ined as	follows:				
1 New data was received when the FIFO was full, resulting in data loss. 10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input									Value	e Descr	iption						
10 BE RO 0 UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input									0	There	has bee	n no dat	a loss d	ue to a l	FIFO ove	errun.	
This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into th FIFO. The next character is only enabled after the received data input									1			receive	d when t	he FIFC) was ful	l, resultii	ng in
the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top o the FIFO. When a break occurs, only one 0 character is loaded into th FIFO. The next character is only enabled after the received data input	10)		BE		RO		0	UART	Break	Error						
the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input									the re	ceive da	ata input	was hel	d Low fo	or longer	than a f	full-word	•
									the FI FIFO.	FO. Wh The ne	en a brea xt charao	ak occur cter is or	s, only c nly enab	one 0 cha led after	aracter is the rece	s loaded eived da	into the ta input

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.


In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12		10	9	8	7	6	5	4	3	2		0
ſ	15	14	13	12	11		9 erved	°	/	0	, s	4	OE	BE	1 PE	FE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	4	I	reserved		RO		0	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
								The U	ARTRS	R registe	er canno	ot be writ	ten.			
3			OE		RO		0	UART	Overru	n Error						
												is receive ite to UA			is alrea	ıdy full.
								the FI	FO is ful	l, only th	ne conte	id since ints of the lata in or	e shift re	egister a	re overv	
2			BE		RO		0	UART	Break E	Error						
								the rea	ceived d	ata inpu	t was he	ak condit eld Low f start, dat	or longe	r than a	full-wor	ď
								This b	it is clea	red to 0	by a wr	ite to UA	RTECR	-		
								the FII FIFO.	FO. Whe The ne	en a brea kt charac	ak occur cter is or	sociated rs, only o nly enabl d the ne:	ne 0 cha ed after	aracter is the rece	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·		1	rese	erved					1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1			r	DA	TA	1		
Туре	WO	WO	WO	WO	WO	WO	WO	WO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8				WO		0	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata cleai	rs the fra	aming, p	arity, bre	eak, and

A write to this register of any data clears the framing, parity, break, and overrun flags.

UART Flag (UARTFR)

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART0 b UART1 b Offset 0x0 Type RO,	ase: 0x40 ase: 0x40 018	000.C000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31	:8	r	reserved		RO		0	comp	atibility v	vith futur	e produ	cts, the		a reserv	t. To provi ved bit sho	
7 TXFE RO 1 UART Transmit FIFO Empty																
	7 IXFE RO 1 UART Transmit FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.													e		
									FIFO is c er is em		(fen is ()), this bi	it is set w	hen the	e transmit I	nolding
								If the is em		enabled	(fen is	1), this I	oit is set	when th	ne transmi	it FIFO
6	;		RXFF		RO		0	UART	Receiv	e FIFO F	ull					
									neaning F LCRH r		t depen	ds on th	e state o	f the FE	EN bit in th	e
								If the is full.		disabled	, this bit	is set w	hen the	receive	holding re	egister
								If the	FIFO is	enabled,	this bit	is set wl	hen the r	eceive	FIFO is fu	ıll.
5 TXFF RO 0 UART Transmit FIFO Full																
									neaning F LCRH r		t depen	ds on th	e state o	f the FE	EN bit in th	е
								If the is full.		disabled	, this bit	is set w	hen the t	ransmi	t holding r	egister
								If the	FIFO is	enabled,	this bit	is set wl	hen the t	ransmit	t FIFO is f	ull.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrLPBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to **UARTILPR**. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $\mathtt{F}_{\tt IrLPBaud16}$ is nominally 1.8432 MHz.

IrLPBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of $1.41-2.11 \mu s$ (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x020 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			-			ſ	ILPD	VSR		ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	reserved			RO		0	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
7:	0		ILPDVSR R/W 0x00						₋ow-Pow s an 8-bi			sor value	9.			

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 246 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x024 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•				rese	rved	1		•		•		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			I	DIV	I /INT I	I		I	1	1	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:16 reserved			RO		0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•			
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	visor					

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 246 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x028 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved		1	•			•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	U	0	U	0	U	U	0	0	U	U	0	0	U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	rved						1	DIVF	RAC	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	Ū	0	0	0	Ū	0	0	Ū
Bit/F	ield	Name			Туре		Reset	Descr	iption							
31	31:6 reserved			RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•		
5:	0	DIVFRAC R/W 0x00			0x000	Fraction	onal Bau	ud-Rate	Divisor							

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

31 30 29 28 27 20 24 23 22 21 20 19 18 17 15 Type R0	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16																
Type RO R		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <td></td> <td></td> <td></td> <td>1 1</td> <td></td> <td></td> <td></td> <td>1</td> <td>rese</td> <td>rved I</td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td> <td></td>				1 1				1	rese	rved I		1	1	1	1		
Type RO R																	
Type RO RO RO RO RO RO RW R		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <td></td> <td></td> <td></td> <td>1 1</td> <td>rese</td> <td>erved</td> <td></td> <td>1</td> <td>1</td> <td>SPS</td> <td>WI</td> <td>EN</td> <td>FEN</td> <td>STP2</td> <td>EPS</td> <td>PEN</td> <td>BRK</td>				1 1	rese	erved		1	1	SPS	WI	EN	FEN	STP2	EPS	PEN	BRK
31:8 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7 SPS R/W 0 UART Stick Parity Select 7 SPS R/W 0 UART Stick Parity Select 8 When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. 6:5 WLEN R/W 0 UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) 4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs																	
compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7 SPS R/W 0 UART Stick Parity Select When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled. 6:5 WLEN R/W 0 UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default)	Bit/F	ield		Name		Туре		Reset	Descr	iption							
 When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled. WLEN R/W 0 UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs 	31:	:8		reserved		RO		0	compa	atibility v	vith futu	re produ	cts, the	value of	a reserv	•	
 and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled. 6:5 WLEN R/W 0 UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) 4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs 	7			SPS		R/W		0	UART	Stick P	arity Sel	ect					
6:5 WLEN R/W 0 UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) VART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs		and checked as a 0. When bits 1 and 7 are set and 2 is parity bit is transmitted and checked as a 1.															
The bits indicate the number of data bits transmitted or received in a frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) 4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									When	this bit	s cleare	d, stick	parity is	disablec	Ι.		
 frame as follows: Value Description 0x3 8 bits 0x2 7 bits 0x1 6 bits 0x0 5 bits (default) 4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs	6:	5		WLEN		R/W		0	UART	Word L	ength						
4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs												umber o	of data b	its transı	mitted or	receive	d in a
4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									Value	e Descri	ption						
4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									0x3	8 bits							
4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									0x2	7 bits							
4 FEN R/W 0 UART Enable FIFOs If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									0x1	6 bits							
If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs									0x0	5 bits	(default)						
mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs	4			FEN		R/W		0	UART	Enable	FIFOs						
											to 1, tra	nsmit an	d receive	e FIFO b	uffers ar	e enable	d (FIFO
															cter moo	de). The	FIFOs

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. This bit has no effect when parity is disabled by the PEN bit.
1	PEN	R/W	0	UART Parity Enable If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030

Type R/W, reset 0x0000.0300

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1				1	rese	rved					1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	rese	rved	· ·		RXE	TXE	LBE		rese	rved		SIRLP	SIREN	UARTEN			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			
Bit/F	ield		Name		Туре		Reset	Descr	iption										
31:'	10	I	reserved		RO		0	compa	atibility w	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•				
9			RXE		R/W		1	UART	Receive	e Enable	•								
								UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.											
								Note:	То е	enable re	eception	, the uar	RTEN bit	must als	so be se	ŀt.			
8			TXE		R/W		1	UART	Transm	iit Enable	9								
								the UA	ART is d	,	n the m	it sectior iddle of a ing.							
								Note:	То е	enable tra	ansmiss	ion, the	UARTEN	ī bit mus	t also be	e set.			
7			LBE		R/W		0	UART	Loop B	ack Enal	ble								
								If this	bit is set	t to 1, the	9 UnTX	path is fe	ed throu	gh the ਹ	nRX pat	h.			
6:	3	I	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											

Bit/Field	Name	Туре	Reset	Description
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 258 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034 Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		<u>г г</u>		1	reser	ved	, ,				1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser															4	
I	15	14	13	12	11	10	9	8	7	6	5	4 RXIFLSEL	3	2	TXIFLSEL	
					reser					ļ						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descri	ption							
31:	6		reserved		RO		0x00	compa	tibility	ould not re with futur cross a rea	e produ	cts, the v	alue of	a reserv		
5:3	3	F	RXIFLSE	L	R/W		0x2	UART	Receiv	ve Interru	pt FIFO	Level Se	elect			
								The trig	gger p	oints for t	he rece	ive interr	upt are a	as follow	vs:	
								Value	e Des	scription						
								0x0	RX	FIFO ≥ 1	/8 full					
								0x1	RX	FIFO ≥ ½	₄ full					
								0x2	RX	FIFO ≥ ½	∕₂ full (de	efault)				
								0x3	RX	FIFO ≥ ¾	₄ full					
								0x4	RX	FIFO ≥ 7	/8 full					
								0x5-0x	k7 Res	served						

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x038 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11	I	reserved		RO	(00x0	Softwa	are shou	ıld not re	ely on the	e value c	of a rese	rved bit.	To prov	ide
								•	•		•	cts, the v fy-write c			ed bit sh	ould be
10)		OEIM		R/W		0	UART	Overru	n Error lı	nterrupt	Mask				
											·	or the OE	IM inter	rupt is re	turned.	
												e OEIM ir				ntroller.
9			BEIM		R/W		0	UART	Break F	Error Inte	errupt M	ask				
Ū			22				C C				•	or the BE	IM inter	rupt is re	turned.	
								Setting	g this bit	to 1 pror	notes the	BEIMİr	terrupt	the inte	errupt co	ntroller.
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask				
											•	or the PE	IM inter	rupt is re	turned.	
												e peim ir				ntroller.
7			FEIM		R/W		0	UART	Framin	g Error li	nterrupt	Mask				
										-		or the FE	IM inter	rupt is re	turned.	
								Setting	g this bit	to 1 pror	notes the	e FEIM ir	terrupt	o the inte	errupt co	ntroller.
6			RTIM		R/W		0	UART	Receive	e Time-C	Dut Inter	rupt Mas	k			
								On a i	read, the	e current	mask fo	or the RT	IM inter	rupt is re	turned.	
								Setting	g this bit	to 1 pror	notes the	ertim ir	nterrupt 1	o the inte	errupt co	ntroller.
5		TXIM R/W 0 UART Transmit Interrupt Mask														
								On a i	read, the	current	mask fo	or the TX	IM inter	rupt is re	turned.	
								Setting	g this bit	to 1 pror	notes the	e TXIM ir	nterrupt 1	o the inte	errupt co	ntroller.

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	ſ							rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1			
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption										
31:1	11		reserved		RO	(00x0	compa	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv					
10)		OERIS		RO		0	UART	Overru	n Error F	Raw Inte	rrupt Sta	tus						
		Gives the raw interrupt state (prior to masking) of this interrupt.																	
9			BERIS		RO		0	UART Break Error Raw Interrupt Status											
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.				
8			PERIS		RO		0	UART	Parity E	Error Rav	w Interru	pt Status	5						
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.				
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	rrupt Sta	tus						
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.				
6			RTRIS		RO		0	UART	Receiv	e Time-C	Dut Raw	Interrupt	t Status						
												orior to m		of this i	nterrupt.				
5			TXRIS		RO		0	UART	Transm	nit Raw I	nterrupt	Status							
											•	prior to m	nasking)	of this i	nterrupt.				
4			RXRIS		RO		0	UART	Receiv	e Raw Ir	nterrupt s	Status							
							-	UART Receive Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.											
3:0)		reserved		RO		0xF	Softwa compa	are shou atibility v	uld not re vith futur	ely on the	e value c cts, the v fy-write c	of a rese alue of a	rved bit. a reserv	To prov	ide			

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

.,po,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ		1	1 1					rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption								
31:1	11	I	reserved		RO	(00x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv			
10)		OEMIS RO 0 UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.														
9			BEMIS		RO		0	UART	Break B	Error Ma	sked Int	errupt St	atus				
								Gives	the mas	ked inte	errupt sta	ate of this	s interru	pt.			
8			PEMIS		RO		0	UART	Parity E	Error Ma	sked Inte	errupt St	atus				
								Gives	the mas	ked inte	errupt sta	ate of this	s interru	pt.			
7			FEMIS		RO		0	UART	Framin	g Error N	Aasked	Interrupt	Status				
								Gives	the mas	ked inte	errupt sta	ate of this	s interru	pt.			
6			RTMIS		RO		0	UART	Receiv	e Time-C	Dut Masl	ked Inter	rupt Sta	tus			
								Gives	the mas	ked inte	errupt sta	ate of this	s interru	pt.			
5			TXMIS		RO		0	UART	Transm	it Maske	ed Interr	upt Statu	IS				
								Gives	the mas	ked inte	errupt sta	ate of this	s interru	pt.			
4			RXMIS		RO		0	UART	Receiv	e Maske	d Interru	ipt Statu	s				
								Gives	the mas	sked inte	errupt sta	ate of this	s interru	pt.			
3:0)	I	reserved		RO		0	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•		

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x044 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1			 	l	1	rese	rved	l				l	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption										
31:1	11		reserved		RO	(0x00	compa	atibility v	ith futur	e produ	cts, the v	of a rese value of a operatior	a reserv					
10)		OEIC		W1C		0	Overr	un Error	Interrup	t Clear								
								The O	EIC valu	ues are o	defined a	as follow	s:						
								Value Description											
								0	No effe	ect on th	e interru	pt.							
								1	Clears	interrup	it.								
9			BEIC		W1C		0	Break	Error In	terrupt (Clear								
								The B	EIC valu	ues are o	defined a	as follow	'S:						
								Value	e Descri	ption									
								0	No effe	ect on th	e interru	pt.							
								1	Clears	interrup	ot.								
8			PEIC		W1C		0	Parity	Error In	terrupt C	Clear								
											defined a	as follow	'S:						
								Value	e Descri	ption									
								0	No effe	ect on th	e interru	pt.							
								1	Clears	interrup	ot.								

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear The FEIC values are defined as follows:
				Value Description0 No effect on the interrupt.1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows:
				Value Description0 No effect on the interrupt.1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows:
				Value Description0 No effect on the interrupt.1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.

be

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		•	rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[10	· · · ·	· · · ·		rved	10	1				, <u> </u>	PI		-	· ·	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	Bit/Field Name 31:8 reserved			RO		0x00	compa	are shou atibility w rved acro	vith futur	e produc	cts, the v	alue of	a reserv	•		
7:0	0		PID4		RO	0	x0000	UART	Periphe	eral ID R	egister[7	7:0]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	s periph	eral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'			· ·		•	rese	rved				1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[10	· · · ·			rved		· · · ·	-				PI		-		
					ļ											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield				Reset	Descr	iption									
31:	31:8 reserved				RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0			PID5		RO	0	x0000	UART	Periphe	eral ID R	egister[1	15:8]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	is periph	eral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	erved	l				I		J
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1 1	rese	rved		1	ı		r	r – – – –	PI	D6	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	Ū	Ū	0	0	0	0	0	0	0	0	0	0	0	Ū
Bit/F	ield	Name Type Res				Reset	Descr	ription								
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	ith futur/	e produ	cts, the v	alue of	a reserv		
7:	0		PID6		RO	0	x0000	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	s periph	eral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1	1		r	· · · · ·	PII	D7	r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	compa	atibility v	vith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv	•	vide nould be
7:	0		PID7		RO	0	x0000				egister[3 are to ide	-	e preser	ice of th	is periph	neral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			· ·		1	rese	erved				1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1	rese	rved		1	1			r – – – – –	PI	D0	r	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produc	cts, the v	alue of	a reserv		
7:0	0		PID0		RO		0x11	UART	Periphe	eral ID R	egister[7	7:0]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	is periph	eral.

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	· · ·		1	rese	rved	1 1		· · ·			T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1			1 1		PI	D1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	reserved res/reserved reserved reserved	a reser\						
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[15:8]				
								Can b	e used	by softwa	are to ic	lentify the	e presen	ice of th	is periph	eral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	erved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
Bit/Field 31:8			reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	C		PID2		RO		0x18	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	s periph	eral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		I	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · ·		rved	-			r	PI		r	r			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	U	0	U	U	U	U	U	U	U	0	0	0	0	U	U	I
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PID3		RO		0x01	UART	Periphe	eral ID R	egister[3	31:24]				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	s periph	eral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	ı ı	rese	rved		1	1			· · · · ·	CI	D0	l .	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	ļ	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:0	0		CID0		RO	(0x0D	UART	PrimeC	ell ID Re	egister[7	:0]				
								Provid	des softw	vare a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	'	1 1		rved	-	1	1			1	CI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	Bit/Field Name				Туре	F	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv		vide nould be
7:	C		CID1		RO		0xF0				egister[1 tandard (•	ripheral	identific	ation sy	stem.

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	г г	rese	rved		1	1		1	l i	CI	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	R0 1
	-	-	-	-	-	-	-	-		-	-	-	-		-	
Bit/F	Bit/Field Name				Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acre	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		CID2		RO		0x05	UART	PrimeC	ell ID Re	egister[2	3:16]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-			-			0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved CID3														Γ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	
7:0	0		CID3		RO		0xB1	UART	PrimeC	ell ID Re	egister[3	1:24]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 25-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 304). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 297).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 352 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 301), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 305). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 307 and page 308, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 288 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 288 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 289 and Figure 13-5 on page 289.





Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 290, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 291 and Figure 13-8 on page 291.




Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 292, which covers both single and continuous transfers.

SSICIk							
SSIFss					,		ſ
SSIRx—	(Q) <u>MSB</u> (X	X	4 to 16 bits		χ	<u>(LSB)</u> (Q)-
SSITx	MSB (X	X	X		χ	LSB

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 293 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 294 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:


- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 294 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 295 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	297

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	299
0x008	SSIDR	R/W	0x0000.0000	SSI Data	301
0x00C	SSISR	RO	0x0000.0003	SSI Status	302
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	304
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	305
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	307
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	308
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	309
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	310
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	311
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	312
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	313
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	314
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	315
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	316
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	317
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	318
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	319
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	320
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	321

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

	ntrol 0 e: 0x400	•	R0)													
offset 0x ype R/W	000 V, reset 0	x0000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ĺ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				S	CR I				SPH	SPO	FI	RF		D	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	,	Reset	Descr	iption							
2.0.			. tailie		.jpc	•		2000.	.p.ioii							
31:	16		reserved		RO		0x00	comp	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv	•	
15	:8		SCR		R/W	0	x0000	SSI S	erial Clo	ck Rate						
									alue scr SI. The b		•	erate the	transmi	it and re	ceive bit	rate o
								BR=F	SSIClk	/(CPSD	VSR *	(1 + S	CR))			
													1 2-254 p from 0-2	0	med in tl	ne
7	,		SPH		R/W		0	SSI S	erial Clo	ck Phas	e					
								This b	oit is only	/ applica	ble to th	e Frees	cale SPI	Format	-	
								it to c either	hange st	ate. It ha	as the m	ost impa	lge that o act on th transition	e first bi	t transm	itted by
													on the fi cond clo			
6	6		SPO		R/W		0	SSI S	erial Clo	ck Polar	ity					
								This b	oit is only	/ applica	ble to th	e Frees	cale SPI	Format		
								SSIC	lk pin. I	f spo i s	1, a stea	dy state	eady sta High va	alue is pl		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Co SSI0 base Offset 0x0 Type R/W	e: 0x4000 004	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		· ·	rese	erved	1		l	•		SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should lipreserved across a read-modify-write operation. 3 SOD R/W 0 SSI Slave Mode Output Disable															
3	3 SOD R/W 0 SSI Slave Mode Output Disable															
3 SOD R/W 0 SSI Slave Mode Outp This bit is relevant only systems, it is possible slaves in the system w the serial output line. In could be tied together configured so that the The SOD values are de Value Description 0 SSI can drive 1 SSI must not o										for the S while ens n such sy . To oper SSI slar efined as	SSI mas uring tha vstems, t rate in si ve does s follows output in	ter to bro at only or he TXD I uch a sys not drive s: Slave O	utput me	a messa drives da n multiple e SOD bit ITx pin.	ge to all ata onto e slaves	
2			MS		R/W		0	SSI M	laster/SI	ave Sele	ect					
	This bit selects Master or Slave mode and can be modified only who SSI is disabled (SSE=0).												y when			
								The M	s values	are def	fined as	follows:				
								Value	e Descri	ption						
								0	Device	configu	ired as a	a master				
								1	Device	e configu	ired as a	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•	, , , , , , , , , , , , , , , , , , ,		1	rese	rved					r		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•			•	DA	TA			•	, ,	•	I	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved	I	RO	0:	×0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
15	:0		DATA		R/W	0:	x0000	SSI R	eceive/T	ransmit	Data					
								A read operation reads the receive FIFO. A write						ite opera	ation wri	tes the

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Status (SSISR)

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		r	1 1				1	rese	erved	1		I	1	1	r	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ſ		1	1 1			reserved	1	1	1	1	r -	BSY	RFF	RNE	TNF	TF				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R				
Bit/Fi	ield		Name		Туре	F	Reset	Descr	ription											
31:	5		reserved		RO		0x00							erved bit a reserv						
										oss a re						iouiu				
4			BSY		RO		0	SSI B	usy Bit											
										The BSY values are defined as follows:										
								Value	e Descri	ption										
								0	SSI is	idle.										
								1		currently nit FIFO			d/or rec	eiving a	frame, o	or the				
3			RFF		RO		0	SSI R	eceive F	FIFO Ful	I									
								The R	FF value	es are de	efined a	s follows	:							
								Value	e Descri	ption										
								0	Receiv	ve FIFO	is not fu	11.								
								1	Receiv	ve FIFO	is full.									
2			RNE		RO		0	SSI R	eceive F	FIFO Not	t Empty									
								The R	NE value	es are de	efined a	s follows	:							
								Value	e Descri	ption										
								0	Receiv	ve FIFO	is empty	/.								
								1	Receiv	ve FIFO	is not er	npty.								
1			TNF		RO		1	SSI T	ransmit	FIFO No	t Full									
										es are de		s follows	:							
								Value	e Descri	ption										
								0		mit FIFO	is full.									
										Fransmit FIFO is not full.										

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty
				The $\ensuremath{\mathtt{TFE}}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR) SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1 1				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1	rese	rved		T	1		1 1	1	CPSE	VSR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8					0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
7:0	0	C	CPSDVSR R/W 0x00				0x00	SSI Clock Prescale Divisor This value must be an even number from 2 to 254, depending on the								on the

This value must be an even number from 2 to 254, depending on the frequency of SSIClk. The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		'						rese	rved					•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset							9							2			
[15	14	13	12	11	10	9 I erved	8	7	6	5	4	3 TXIM	RXIM	1 RTIM	0 RORIM	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption								
31:	4	I	reserved		RO		0x00		are shou								
									atibility w		•				ed bit sh	ould be	
												-	operatio				
3			TXIM		R/W												
								The TXIM values are defined as follows:									
								Value	Descri	ption							
								0	TX FIF	O half-fu	ull or les	s condit	ion inter	rupt is m	asked.		
								1	TX FIF	O half-fu	ull or les	s condit	ion inter	rupt is no	ot maske	ed.	
2			RXIM		R/W		0	SSI R	eceive F	IFO Inte	errupt Ma	ask					
								The T	FE value	es are de	efined as	s follows	:				
								Value	Descri	otion							
								0		O half-f	ull or mo	ore cond	ition inte	errupt is	masked		
								1		O half-f							
1			RTIM		R/W		0	SSI R	eceive T	ïme-Out	Interrup	ot Mask					
								The R	TIM valu	ues are o	defined a	as follow	/s:				
								Value	Descri	ntion							
								0		O time-	out inter	rupt is n	nasked				
								1		O time-				ed.			
								-									

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 bas Offset 0x0 Type RO,	018		008		-												
	31	30	2	9	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1						rese	rved	1		1	1	1	1	•
Type Reset	RO 0	RO 0		0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	0		J				0	0	U	U	0	U	U	U	U	U
	15	14		3	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				re	served						TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO	RO		0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0)	0	0	0	0	0	0	0	0	0	1	0	0	0
Bit/F	ield		Na	me		Туре		Reset	Descr	iption							
31:	:4		rese	rved		RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	value of	a reserv	•	
3			ТХ	RIS		RO		1	SSI T	ransmit	FIFO Ra	w Interr	upt Stati	us			
											the trans		•		ess, whe	n set.	
2			RX	RIS		RO		0	SSI R	eceive F	FIFO Ray	w Interru	ipt Statu	IS			
									Indica	ites that	the rece	ive FIFC) is half	full or m	ore, whe	en set.	
1			RT	ris		RO		0	SSI R	eceive 7	Time-Out	Raw In	terrupt S	Status			
									Indica	ites that	the rece	ive time	-out has	occurre	d, when	set.	
0			ROF	RIS		RO		0	SSI R	eceive (Dverrun	Raw Inte	errupt St	atus			
									Indica	ites that	the rece	ive FIFC) has ov	erflowed	l, when a	set.	

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt St	atus (SSIMIS)
-------------------------	---------------

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	reser	rved				1	1	1	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I I	r	і і	rese	erved	т т -			r	r	TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	:4	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv		
								·								
3			TXMIS		RO		0	SSI Tr	ansmit	FIFO Ma	isked In	terrupt S	Status			
								Indicat	tes that	the tran	smit FIF	O is half	f full or le	ess, whe	n set.	
2			RXMIS		RO		0	551 D/	acoivo E	IFO Ma	skod Int	orrunt S	tatue			
2					NO		0					•				
								Indicat	tes that	the rece	ive FIFC) is half	full or m	ore, whe	en set.	
1			RTMIS		RO		0	SSI Re	eceive T	īme-Ou	t Maske	d Interru	pt Statu	S		
								Indicat	tes that	the rece	ive time	-out has	occurre	d when	set	
												0001100	. eesuno	2,		
0		I	RORMIS	;	RO		0	SSI Re	eceive (Overrun	Masked	Interrup	ot Status			
								Indicat	tes that	the rece	ive FIFC) has ov	verflowed	l, when s	set.	

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

		Clear (S	SIICR)													
SSI0 base Offset 0x0 Type W10	020		000													
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		1	rese	rved			ı	I		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				rese	erved							RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	2	I	reserved		RO		0x00	compa	atibility w	ith futur/	e produ	cts, the v	of a rese value of operatio	a reserv		
1			RTIC		W1C		0			ïme-Out						
								I ne R	TIC Val	les are d	aetinea	as follow	/S:			
								Value	Descri	otion						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					
0			RORIC		W1C		0	SSI R	eceive C) Verrun l	nterrup	t Clear				
								The R	ORIC VA	lues are	defined	l as follo	ws:			
								Value	Descri	otion						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1	1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		rese	rved		1	T		1	T	PI	D4	1	I	Γ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	re produ	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	gister[7:0)]				
								Can b	e used l	by softw	are to id	entify the	e preser	nce of th	is periph	eral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			rved		ı	· · · ·				PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			Mana		T		- +	Deere								
Bit/F	leid		Name		Туре	ł	Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	ister[15:	8]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	rved	1	1			1	1	
Type	RO	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	0	0	U	U	0	U	U	0	U	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		PII	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produc	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
								Can b	e used l	oy softw	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved					1	1	1
Type	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	0	0				0	0	0	0	0	0	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved		•	•				PII	D7	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of th	is periph	eral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		rved	10	1	1				PI		1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	compa	atibility w	/ith futur	e produ		alue of	erved bit. a reserv n.	•	
7:	0		PID0		RO		0x22	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · · ·		rved	10	1					PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					51											
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID1		RO		0x00	SSI P	eriphera	I ID Reg	ister [15	:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	1	1		rved	10	1	1	,		1	PI		1	· · ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	/ith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	
7:0	0		PID2		RO		0x18	SSI P	eriphera	I ID Reg	ister [23	:16]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	l			1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r		rese	rved		T	1		r		PI	D3	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	l	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:	D		PID3		RO		0x01		eriphera e used b	0	•	-	e preser	ice of thi	s periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CII	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	SSI P	rimeCell	ID Regi	ster [7:0]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		I	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report															ů	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				CI	D1	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Regi	ster [15:	:8]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , ,		1	rese	rved					1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	•		1		CII	52	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID2		RO		0x05	SSI P	rimeCell	ID Regi	ster [23	:16]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	erved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei									-						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					CI	D3	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]				
								Provid	des softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

14 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1110 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

14.1 Block Diagram




Figure 14-1. Analog Comparator Module Block Diagram

14.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 14-2 on page 323, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 14-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

ACCNTL0	Com	Comparator 0									
ASRCP	VIN-	VIN+	Output	Interrupt							
00	C0-	C0+	C0o	yes							
01	C0-	C0+	C0o	yes							
10	C0-	Vref	C0o	yes							
11	C0-	reserved	C0o	yes							

Table 14-1. Comparator 0 Operating Modes

ACCNTL1	Com	Comparator 1									
ASRCP	VIN-	VIN+	Output	Interrupt							
00	C1-	C1o/C1+ ^a	C1o/C1+	yes							
01	C1-	C0+	C1o/C1+	yes							
10	C1-	Vref	C1o/C1+	yes							
11	C1-	reserved	C10/C1+	yes							

Table 14-2. Comparator 1 Operating Modes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3 on page 324. This is controlled by a single configuration register (**ACREFCTL**). Table 14-3 on page 324 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 14-3. Comparator Internal Reference Structure




Table 14-3. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL F	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCTL R	egister	Output Reference Voltage Based on VREF Field Value							
EN Bit Value	RNG Bit Value								
EN=1	RNG=0	Total resistance in ladder is 32 R.							
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$							
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$							
		V _{REF} = 0.825+0.103 VREF							
		The range of internal reference in this mode is 0.825-2.37 V.							
	RNG=1	Total resistance in ladder is 24 R.							
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$							
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$							
		V_{REF} = 0.1375 x V_{REF}							
		The range of internal reference for this mode is 0.0-2.0625 V.							

14.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

14.4 Register Map

Table 14-4 on page 326 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	327
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	328
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	329
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	330
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	331
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	332
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	331
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	332

Table 14-4. Analog Comparators Register Map

14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator N	Masked Interru	pt Status	(ACMIS)
---------------------	----------------	-----------	---------

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì	1	1 1		1	rese	l erved	1	1	1	1	1	1	
					1				1				I.			
Туре	RO	RC) RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	r	T	г т 1		res	erved	r I	1	1	T	1	1	IN1	IN0
Туре	RO	RC) RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserve		Type RO R/W1C		Reset 0x00	Softw comp prese	atibility rved ac	with futu ross a re	ire prodi ead-mod	ne value ucts, the lify-write	value of operatio	a reserv		
I					R/WIC	,	0	Gives	the ma		errupt s	ipt Status tate of thi		upt. Writ	e 1 to thi	s bit to
0			IN0		R/W1C	;	0	Comp	parator () Maske	d Interru	pt Status	6			
										sked int ding inte	•	tate of thi	s interro	upt. Writ	e 1 to thi	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	1 I		1	rese	rved	1 1		1	1	í	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	і і		rese	erved		1 1		1	1	r	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2		reserve	d	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	value of	a reserv	•	
1			IN1		RO		0	Comp	arator 1	Interrup	t Status	6				
								When 1.	set, indi	cates tha	at an inte	errupt ha	s been g	jenerate	d by con	nparator
0	1		IN0		RO		0	Comp	arator 0	Interrup	t Status	6				
								When 0.	set, indi	cates tha	at an inte	errupt ha	s been g	lenerate	d by con	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Analog	Comparator	Interrupt	Enable	(ACINTEN)
--------	------------	-----------	--------	-----------

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	г т	1		1	rese	rved	1	1	r		r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	г т -	T		rese	erved		1	1	T		1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserved	1	Type RO		Reset 0x00	compa	are shou atibility v	vith futu	re produ	cts, the	of a rese value of operatio	a reserv	•	vide hould be
1			IN1		R/W		0	Comp	arator 1	Interru	ot Enable	9			parator ²	l output.
0)		IN0		R/W		0	•			ot Enable e controll		upt from	the com	parator () output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г г		1	rese	rved	1	1	1		r	r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			EN	RNG		rese	rved	1		I VF	REF	-
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	تماط		Nama		Turne		Deest	Deser								
Bit/F	leia		Name		Туре	I	Reset	Descr	iption							
31:	10		reserved	I	RO		0x00	compa	atibility	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
9	1		EN		R/W		0	Resist	tor Lado	ler Enabl	le					
								resisto		ecifies wl r is unpo _D .				•		-
										et to 0 so wer if not					sumes th	e least
8			RNG		R/W		0	Resist	tor Lado	ler Rang	е					
								laddei		pecifies t otal resis 24 R.					-	
7:	4		reserved	I	RO		0x00	compa	atibility	uld not re with futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
3:	0		VREF		R/W		0x00	Resist	tor Lado	ler Voltag	ge Ref					
								an an: the inf	alog mu ernal re	ield spec Itiplexer. ference	The vo voltage	ltage cor available	respond e for con	ling to th nparison	ie tap po I. See Ta	sition is

14-3 on page 324 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							rese	erved							OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserved		Type RO		Reset 0x00	compa presei	are shou atibility v rved acr	uld not re vith future oss a rea	e produ ad-modi	cts, the v	alue of	a reserv	•	
1			OVAL		RO		0	•		output Va specifies		rent outp	out value	of the c	compara	itor.
0			reserved		RO		0	compa	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of	a reserv	•	

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	reserved			AS	RCP		rese	rved	•	ISLVAL	IS	EN	CINV	reserved
Туре	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO		0x00	Softw	are shoi	ıld not re	elv on th	e value o	of a rese	erved bit		vide
• · ·												cts, the v				
								prese	rved acr	oss a re	ad-mod	ify-write o	operatio	n.		
10:	0		ASRCP		R/W		0x00	Analo	a Souro	e Positiv						
10.	9		ASKUP		R/ VV		0,000		•							
												ource of i				terminal
								of the	compar	ator. The	e encod	ings for t	his field	are as f	ollows:	
								Value	e Functi	on						
								0x0	Pin va	lue						
								0x1	Pin va	lue of C)+					
								0x2	Interna	al voltage	e refere	nce				
								0x3	Reser	/ed						
8:	5		reserved		RO		0	Softw	ara shai	uld not re	alv on th	e value d	of a rose	arvad hit		vide
0.	J		leseiveu		RU		0				•	cts, the v			•	
								•			•	ify-write				
4			ISLVAL		R/W		0	Interru	upt Sens	e Level	Value					
							-		•						hot ac-	orotoo
										•		sense va		•	•	


an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

15 Pin Diagram

Figure 15-1 on page 334 shows the pin diagram and pin-to-signal-name mapping.

Figure 15-1. Pin Connection Diagram



16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 on page 335 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 on page 339 lists the signals in alphabetical order by signal name.

Table 16-3 on page 342 groups the signals by functionality, except for GPIOs. Table 16-4 on page 345 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	NC	-	-	No connect
2	PE6	I/O	TTL	GPIO port E bit 6
	C10	0	TTL	Analog comparator 1 output
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	PE5	I/O	TTL	GPIO port E bit 5
6	PE4	I/O	TTL	GPIO port E bit 4
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
11	PD1	I/O	TTL	GPIO port D bit 1
12	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Table 16-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
15	GND	-	Power	Ground reference for logic and I/O pins.	
16	NC	-	-	No connect	
17	NC	-	-	No connect	
18	NC	-	-	No connect	
19	NC	-	-	No connect	
20	VDD	-	Power	Positive supply for I/O and some logic.	
21	GND	-	Power	Ground reference for logic and I/O pins.	
22	NC	-	-	No connect	
23	NC	-	-	No connect	
24	PC5	I/O	TTL	GPIO port C bit 5	
	C1+	I	Analog	Analog comparator positive input	
25	PC4	I/O	TTL	GPIO port C bit 4	
26	PAO	I/O	TTL	GPIO port A bit 0	
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.	
27	PA1	I/O	TTL	GPIO port A bit 1	
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode this signal has IrDA modulation.	
28	PA2	I/O	TTL	GPIO port A bit 2	
	SSIOClk	I/O	TTL	SSI module 0 clock	
29	PA3	I/O	TTL	GPIO port A bit 3	
	SSIOFss	I/O	TTL	SSI module 0 frame	
30	PA4	I/O	TTL	GPIO port A bit 4	
	SSIORx	I	TTL	SSI module 0 receive	
31	PA5	I/O	TTL	GPIO port A bit 5	
	SSIOTx	0	TTL	SSI module 0 transmit	
32	VDD	-	Power	Positive supply for I/O and some logic.	
33	GND	-	Power	Ground reference for logic and I/O pins.	
34	PA6	I/O	TTL	GPIO port A bit 6	
	CCP1	I/O	TTL	Capture/Compare/PWM 1	
35	NC	-	-	No connect	
36	NC	-	-	No connect	
37	NC	-	-	No connect	
38	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.	
39	GND	-	Power	Ground reference for logic and I/O pins.	
40	NC	-	-	No connect	
41	NC	-	-	No connect	
42	NC	-	-	No connect	
43	NC	-	-	No connect	
44	VDD	-	Power	Positive supply for I/O and some logic.	
45	GND	-	Power	Ground reference for logic and I/O pins.	
46	NC	-	-	No connect	

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
47	PF0	I/O	TTL	GPIO port F bit 0	
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.	
49	OSC1	0	Analog	Main oscillator crystal output.	
50	WAKE	I	OD	An external input that brings the processor out of hibernate mode when asserted.	
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.	
52	XOSC0	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.	
53	XOSC1	0	Analog	Hibernation Module oscillator crystal output.	
54	GND	-	Power	Ground reference for logic and I/O pins.	
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.	
56	VDD	-	Power	Positive supply for I/O and some logic.	
57	GND	-	Power	Ground reference for logic and I/O pins.	
58	PF4	I/O	TTL	GPIO port F bit 4	
59	PF3	I/O	TTL	GPIO port F bit 3	
60	PF2	I/O	TTL	GPIO port F bit 2	
61	PF1	I/O	TTL	GPIO port F bit 1	
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
63	GND	-	Power	Ground reference for logic and I/O pins.	
64	RST	I	TTL	System reset input.	
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.	
66	PB0	I/O	TTL	GPIO port B bit 0	
	CCP0	I/O	TTL	Capture/Compare/PWM 0	
67	PB1	I/O	TTL	GPIO port B bit 1	
68	VDD	-	Power	Positive supply for I/O and some logic.	
69	GND	-	Power	Ground reference for logic and I/O pins.	
70	PB2	I/O	TTL	GPIO port B bit 2	
71	PB3	I/O	TTL	GPIO port B bit 3	
72	PEO	I/O	TTL	GPIO port E bit 0	
73	PE1	I/O	TTL	TTL GPIO port E bit 1	
74	PE2	I/O	TTL	GPIO port E bit 2	
75	PE3	I/O	TTL	GPIO port E bit 3	
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
77	PC3	I/O	TTL	GPIO port C bit 3	
	TDO	0	TTL	JTAG TDO and SWO	
	SWO	0	TTL	JTAG TDO and SWO	
78	PC2	I/O	TTL	GPIO port C bit 2	
	TDI	I	TTL	JTAG TDI	
79	PC1	I/O	TTL	GPIO port C bit 1	
	TMS	I/O	TTL	JTAG TMS and SWDIO	
	SWDIO	I/O	TTL	JTAG TMS and SWDIO	
80	PC0	I/O	TTL	GPIO port C bit 0	
	TCK	I	TTL	JTAG/SWD CLK	
	SWCLK	I	TTL	JTAG/SWD CLK	
81	VDD	-	Power	Positive supply for I/O and some logic.	
82	GND	-	Power	Ground reference for logic and I/O pins.	
83	NC	-	-	No connect	
84	NC	-	-	No connect	
85	NC	-	-	No connect	
86	NC	-	-	No connect	
87	GND	-	Power	Ground reference for logic and I/O pins.	
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
89	PB7	I/O	TTL	GPIO port B bit 7	
	TRST	I	TTL	JTAG TRSTn	
90	PB6	I/O	TTL	GPIO port B bit 6	
	C0+	I	Analog	Analog comparator 0 positive input	
91	PB5	I/O	TTL	GPIO port B bit 5	
	C1-	I	Analog	Analog comparator 1 negative input	
92	PB4	I/O	TTL	GPIO port B bit 4	
	C0-	I	Analog	Analog comparator 0 negative input	
93	VDD	-	Power	Positive supply for I/O and some logic.	
94	GND	-	Power	Ground reference for logic and I/O pins.	
95	PD4	I/O	TTL	GPIO port D bit 4	
96	PD5	I/O	TTL	GPIO port D bit 5	
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These ar separated from GND to minimize the electric noise contained on VDD from affecting the analog functions.	
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.	
99	PD6	I/O	TTL	GPIO port D bit 6	
100	PD7	I/O	TTL	GPIO port D bit 7	
	COo	0	TTL	Analog comparator 0 output	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	100	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
Clo	2	0	TTL	Analog comparator 1 output
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	34	I/O	TTL	Capture/Compare/PWM 1
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
GND	9	-	Power	Ground reference for logic and I/O pins.
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.
HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	1	-	-	No connect
NC	16	-	-	No connect
NC	17	-	-	No connect

Table 16-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	18	-	-	No connect
NC	19	-	-	No connect
NC	22	-	-	No connect
NC	23	-	-	No connect
NC	35	-	-	No connect
NC	36	-	-	No connect
NC	37	-	-	No connect
NC	40	-	-	No connect
NC	41	-	-	No connect
NC	42	-	-	No connect
NC	43	-	-	No connect
NC	46	-	-	No connect
NC	83	-	-	No connect
NC	84	-	-	No connect
NC	85	-	-	No connect
NC	86	-	-	No connect
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PB0	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PC0	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PD0	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PEO	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PE2	74	I/O	TTL	GPIO port E bit 2
PE3	75	I/O	TTL	GPIO port E bit 3
PE4	6	I/O	TTL	GPIO port E bit 4
PE5	5	I/O	TTL	GPIO port E bit 5
PE6	2	I/O	TTL	GPIO port E bit 6
PFO	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
RST	64	I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSI0Tx	31	0	TTL	SSI module 0 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power The positive supply (3.3 V) for the ana circuits (ADC, Analog Comparators, e These are separated from VDD to min the electrical noise contained on VDD affecting the analog functions.	
WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.

Table 16-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	100	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C10	2	0	TTL	Analog comparator 1 output
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
	XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 16-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	CCP1	
PBO	66	CCP0	
PB1	67		
PB2	70		
PB3	71		
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PCO	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25		
PC5	24	C1+	
PDO	10		
PD1	11		
PD2	12	UlRx	
PD3	13	UlTx	
PD4	95		
PD5	96		
PD6	99		
PD7	100	COo	
PEO	72		
PE1	73		
PE2	74		
PE3	75		
PE4	6		
PE5	5		
PE6	2	Clo	
PFO	47		
PF1	61		
PF2	60		
PF3	59		
PF4	58		

17 Operating Characteristics

Table 17-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit			
Operating temperature range ^a	T _A	-40 to +85	°C			
- Mauianum atama na tama anatum ia 15080						

a. Maximum storage temperature is 150°C.

Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	55.3	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

18 Electrical Characteristics

18.1 DC Characteristics

18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 18-1.	Maximum	Ratings
-------------	---------	---------

Characteristic	Symbol	Va	lue	Unit
ŭ		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	4	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Battery supply voltage (V _{BAT})	V _{BAT}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

18.1.2 Recommended DC Operating Conditions

Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{BAT}	Battery supply voltage	2.3	3.0	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

Parameter	Parameter Name		Min	Nom	Мах	Unit
I _{OL}	Low-level sink current, V_{OL} =0.4 V			•		
		2-mA Drive	2.0	-	-	mA
		4-mA Drive	4.0	-	-	mA
		8-mA Drive	8.0	-	-	mA

18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

18.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

18.1.5 Flash Memory Characteristics

Table 18-4. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of $85^{\circ}C$	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

18.2 AC Characteristics

18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 18-1. Load Conditions



18.2.2 Clocks

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 18-6. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{XOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{XOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{XOSC_EXT}	External clock reference for hibernation module	-	32.768	-	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

Table 18-7. Crystal Characteristics

Parameter Name		Value			
Frequency	8	6	4	3.5	MHz
Frequency tolerance	±50	±50	±50	±50	ppm
Aging	±5	±5	±5	±5	ppm/yr

Parameter Name		Va	lue		Units
Oscillation mode	Parallel	Parallel	Parallel	Parallel	
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

18.2.3 Analog Comparator

Table 18-8. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 18-9. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	$V_{DD}/24$	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

18.2.4 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\text{HIB}}$.

The regulators controlled by $\overline{\text{HIB}}$ are expected to have a settling time of 250 µs or less.


Table 18-10. Hibernation Module Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs
H2	t _{нів_нідн}	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t _{WAKE_ASSERT}	/WAKE assertion time	62	-	-	μs
H4	t _{WAKETOHIB}	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t _{XOSC_SETTLE}	XOSC settling time ^a	20	-	-	ms
H6	t _{HIB_REG_WRITE}	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
H7	t _{HIB_TO_VDD}	$\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level	-	-	250	μs

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 18-2. Hibernation Module Timing




18.2.5 Synchronous Serial Interface (SSI)

Table 18-11. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Figure 18-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement







Figure 18-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






18.2.6 JTAG and Boundary Scan

Table 18-12. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	тск fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
-		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
-		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
-		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 18-6. JTAG Test Clock Input Timing









Figure 18-8. JTAG TRST Timing



18.2.7 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 18-13. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $V_{\text{DD}})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

18.2.8 Reset

Table 18-14. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 18-9. External Reset Timing (RST)




Figure 18-10. Power-On Reset Timing




Figure 18-11. Brown-Out Reset Timing




Figure 18-12. Software Reset Timing






Figure 18-13. Watchdog Reset Timing



19 Package Information

Figure 19-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm Footprint, 1.4 mm package thickness		
Symbols	Leads	100L
A	Max.	1.60
A ₁		0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
E	±0.20	16.00
E ₁	±0.05	14.00
L	±0.15/-0.10	0.60
е	BASIC	0.50
b	±0.05	0.22
θ	===	0°~7°
ddd	Max.	0.08
CCC	Max.	0.08
JEDEC Reference Drawing		MS-026
Variation Designator		BED

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 287 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 363).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

			60	67		65	<u> </u>	60	00	0.1		40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			12		10	9	0		0	3	4	<u>،</u>	2	I	U
-	n Control 400F.E000														
	e RO, offset	0x000 ro	set -												
ыво, тур	ie KO, oliset	VER	301 -								CL	ASS			
		VEIX	MA.	JOR								NOR			
PBORCTI	L, type R/W,	offset 0x			D										
	_, ., po ,	onoot on			-										
														BORIOR	
LDOPCTL	L, type R/W,	offset 0x0) 34. reset 0	 x0000.000()										
												۱ ۷/	ADJ		
RIS, type	RO, offset ()x050, res	et 0x0000.0	000											
									PLLLRIS					BORRIS	
IMC, type	e R/W, offset	0x054, re	set 0x0000.	0000										1	
									PLLLIM					BORIM	
MISC, typ	be R/W1C, of	ffset 0x05	8, reset 0x0	000.0000											
									PLLLMIS					BORMIS	
RESC, typ	pe R/W, offs	et 0x05C,	reset -												
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	t 0x060, re	eset 0x07A0).3AD1											
				ACG		SYS	SDIV		USESYSDIV						
		PWRDN		BYPASS			X	TAL		OSC	SRC			IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	fset 0x064	4, reset -												
C	DD					F							R		
RCC2, typ	pe R/W, offs	et 0x070,	reset 0x078	0.2800								_			
USERCC2	2				SYS	SDIV2									
		PWRDN2	1	BYPASS2						OSCSRC2					
DSLPCLK	KCFG, type I	R/W, offse	et 0x144, res	set 0x0780.											
					DSDI	/ORIDE									
									0	SOSCSRO	с				
DID1, typ	e RO, offset		set -												
	VE				E	AM						RTNO			
	PINCOUNT								TEMP		PI	KG	ROHS	QL	JAL
DC0, type	e RO, offset	0x008, res	set 0x003F.(001F											
								MSZ							
DO (<i>i</i>		0040					FLA	SHSZ							
DC1, type	e RO, offset	uxu10, res	set 0x0000.7	UDF											
	MINIO							MDU	1115		DU	WDT	014/0	OMD	ITAO
DC2 6	MINSY			012				MPU	HIB		PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset	uxu14, res	set 0x0307.0	0013		001404	00400						TIMEDO	TIMEDA	
						COMP1	COMP0				0010		TIMER2	TIMER1	
DC2 h.m.	DO offect	0-010	ant 0x0200 f								SSI0			UART1	UART0
осз, туре	e RO, offset	uxu18, res	set 0X0300.0	JF-60		0004	0000								
				C10	C1DLUC	CCP1	CCP0	CODUUC	COMINIUS						
				C10	CIPLUS	C1MINUS	C00	CUPLUS	COMINUS						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JC4, typ	e RO, offset	0x01C, res	set 0x0000.	00FF											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0.	type R/W, of	fset 0x100	reset 0x0	000040					01100	01101	OFICE		01100	01100	0110/
10000,	() po 10 11 , 01	1001 0 100	, 10001 040												
									HIB			WDT			
SCGC0, 1	type R/W, of	fset 0x110	, reset 0x00	000040				1				1			
									HIB			WDT			
DCGC0,	type R/W, of	fset 0x120	, reset 0x0	0000040											
									HIB			WDT			
RCGC1,	type R/W, of	fset 0x104	, reset 0x0	000000											
						COMP1	COMP0						TIMER2	TIMER1	TIMERO
											SSI0			UART1	UART0
SCGC1, I	type R/W, of	fset 0x114	, reset 0x00	000000											
						COMP1	COMP0				0010		TIMER2	TIMER1	TIMERO
DCCC4		foot Out 0 4	FOODT Durch								SSI0			UART1	UART0
00001,1	type R/W, of	iset 0x124	, reset uxu			COMP1	COMP0						TIMER2	TIMER1	TIMER0
						COMPT	CONPU				SSI0		I IIVIERZ	UART1	UART0
RCGC2.	type R/W, of	fset 0x108	. reset 0x0	000000							0010			0,	0,
	.)po ::: 11, 0:		,												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, 1	type R/W, of	fset 0x118	, reset 0x00	000000				1				1			
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2,	type R/W, of	fset 0x128	, reset 0x0	000000											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	type R/W, of	fset 0x040	, reset 0x00	000000											
									HIB			WDT			
SRCR1, t	type R/W, of	lset 0x044	, reset 0x00	000000		001454	001/00								
						COMP1	COMP0				SSI0		TIMER2	TIMER1 UART1	TIMER0 UART0
SDCD2 (type R/W, of	feat 0x048	rosot 0x00	000000							3310			UAITT	UAINTO
51.01.2, 1	., pe 1./ v , 01		, 18361 0700												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	ation Mo 400F.C000			1				<u> </u>				1			
	C, type RO, o		0, reset 0×	0000.0000											
	, .,, .		.,				RT	CC							
								CC							
HIBRTCM	M0, type R/W	l, offset 0x	004, reset (xFFFF.FFf	F										
							RT	CM0							
							RT	CM0							
HIBRTCM	M1, type R/W	l, offset 0x	008, reset (xFFFF.FFf	F										
							RT	CM1							
							RT	CM1							
HIBRTCL	D, type R/W	l, offset 0x	00C, reset	0xFFFF.FF	F										
								CLD							
							RT	CLD							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, reset 0x00		10	0	Ū	· ·	ů	Ű	-	Ŭ	-		Ū
	,po : :: : ; o :		,												
								VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
HIBIM. typ	e R/W. offs	et 0x014. r	reset 0x000	0.0000								_			_
	. ,														
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBRIS, ty	pe RO, offs	et 0x018, i	reset 0x000	0.0000				1					1	1	
	-														
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBMIS, ty	pe RO, offs	set 0x01C,	reset 0x00	00.000											
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBIC, type	e R/W1C, o	ffset 0x020	0, reset 0x0	000.0000											
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBRTCT, 1	type R/W, c	offset 0x02	4, reset 0x	0000.7FFF											
							Т	RIM							
HIBDATA,	type R/W, o	offset 0x03	80-0x12C, r	eset 0x0000	0.0000										
								TD							
							F	TD							
Internal	Memory	<i>'</i>													
Flash C	ontrol O	ffset													
Base 0x4	00F.D000														
FMA, type	R/W, offse	t 0x000, re	set 0x0000	.0000											
							OF	FSET							
FMD, type	R/W, offset	t 0x004, re	set 0x0000	.0000											
								ATA							
							D	ATA							
FMC, type	R/W, offset	t 0x008, re	set 0x0000	.0000											
							WF	RKEY				001/7			MDITE
												COMT	MERASE	ERASE	WRITE
FCRIS, typ	e RO, offse	et 0x00C, r	reset 0x000	0.0000											
														DDIO	ADIO
50114 4	DAM offer													PRIS	ARIS
FCINI, type	e R/W, offse	et UXU1U, re	eset 0x0000	.0000				1							
														PMASK	AMASK
FCMISC 4		offect Ord	014, reset 0	×0000 000	2									FINASI	AWAGK
r civilac, ty	ype R/WTC	, onset oxi	014, 1eset U		,										
														PMISC	AMISC
Internet	Marria													1 1000	/
	Memory														
	Control 00F.E000	Unset													
		ffaat 0-4 **	0	I.C.											
USECRL, t	uype rk/wv, o	inset UX14	0, reset 0x1	σ											
											US	FC			
EMBBEA		ffant 0-10-	0 and 0 00) road 0							08	10			
FWPREU, t	урек/W, о	iiset ux13	0 and 0x20	u, reset UXF	rrr.FFFF		DEAD								
							READ_	ENABLE							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MPPE0,	type R/W,	offset 0x134	4 and 0x400	, reset 0xF	FFF.FFFF										
							PROG	ENABLE							
								ENABLE							
JSER DE	BG. type R	/W, offset 0x	(1D0. reset	0xFFFF.FF	FE										
NW		,						DATA							
						DA	ATA							DBG1	DBGC
JSER RE	EGO. type F	R/W, offset 0	x1E0. reset	0xFFFF.FI	FFF										
NW		,						DATA							
							DA	TA							
USFR RF	G1. type F	R/W, offset 0	x1F4, reset	0xFFFF.FI	FFF										
NW		,	,					DATA							
							DA	ATA							
MPRF1	type R/W	offset 0x204	4 reset 0x0	000 0000											
	. ,	0.1001 0.120	.,				READ	ENABLE							
								ENABLE							
MPRF2	type R/W	offset 0x20	8. reset 0x0	000.0000											
·· ··· ,	.,,		.,				RFAD	ENABLE							
								ENABLE							
MPRF3	type R/W	offset 0x20	C. reset 0x0	000.0000											
- III 1(20 ,	type ran,	ONSOL OXED	0, 10001 040				READ	ENABLE							
								ENABLE							
FMPPF1	type R/W	offset 0x404	4. reset 0x0	000.0000											
	. ,		.,				PROG	ENABLE							
								ENABLE							
EMPPE2	type R/W	offset 0x408	R reset 0x0	000 0000											
,	. ,		,				PROG	ENABLE							
								ENABLE							
FMPPE3.	type R/W.	offset 0x400	C. reset 0x0	000.0000											
	 ,		,				PROG	ENABLE							
								ENABLE							
Gonora		se Input/	Outpute												
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	ort A base ort B base ort C base ort D base ort E base ort F base ort G base	: 0x4000.4 : 0x4000.5 : 0x4000.6 : 0x4000.7 : 0x4002.4 : 0x4002.5 : 0x4002.6 : 0x4002.7	000 000 000 000 000 000 000 000												
GPIODAT	A, type R/	N, offset 0x0	000, reset 0	x0000.0000)										
											D	ATA			
gpiodir,	type R/W,	offset 0x40	0, reset 0x0	000.0000											
gpiodir,	type R/W,	offset 0x40	0, reset 0x0	000.0000											
GPIODIR,	type R/W,	offset 0x40	0, reset 0x0	000.0000							C	IR			
		offset 0x40									C	IR			
											C	IR			
												IR IR S			
GPIOIS, tự	ype R/W, o		reset 0x00	00.0000											
GPIOIS, t <u>i</u>	ype R/W, o	ffset 0x404,	reset 0x00	00.0000											
GPIOIS, tự	ype R/W, o	ffset 0x404,	reset 0x00	00.0000											
gpiois, t	ype R/W, o	ffset 0x404,	reset 0x00 8, reset 0x0	00.0000								S			
GPIOIS, t	ype R/W, o	offset 0x404,	reset 0x00 8, reset 0x0	00.0000								S			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
			, reset 0x00			0	Ū					-	-		
, - ,															
											1	I ME			
GPIORIS,	type RO, of	ffset 0x414	4, reset 0x0	000.0000				1							
											F	I RIS			
GPIOMIS,	type RO, o	ffset 0x41	8, reset 0x0	000.0000				1							
											N	1 11S			
GPIOICR,	type W1C,	offset 0x4	1C, reset 0	x0000.0000											
												IC			
GPIOAFSE	EL, type R/	N, offset 0	x420, reset	-			-								
											AF	SEL			
GPIODR2F	R, type R/W	l, offset 0x	500, reset (0x0000.00FI	F										
											DI	RV2			
GPIODR4	R, type R/W	l, offset 0x	504, reset (0x0000.000	0										
											DI	RV4			
GPIODR8F	R, type R/W	l, offset 0x	508, reset (0x0000.000	0										
											DI	RV8			
GPIOODR,	, type R/W,	offset 0x5	i0C, reset 0	x0000.0000								1			
											0	DE			
GPIOPUR,	, type R/W,	offset 0x5	10, reset -					1							
												UE			
	turne D/M	offe of OvE	14	-0000 0000							P	UE			
GPIOPDR,	, type R/W,	offset 0x5	14, reset 0>												
											P	DE			
	tupo P/M	offect Ove	18, reset Ox	0000 0000								DL			
GFIUSLK,	type R/w,	Unset 0x5	io, ieset ux												
											S	 RL			
GPIODEN	, type R/W,	offset 0x5	1C. reset -												
er ieben,	, ()PC (1(1()	011001 020	10,10000												
											D	I EN			
GPIOLOCI	K, type R/W	/, offset 0x	(520, reset	0x0000.000 [.]	1			1							
			.,				LC	CK							
								CK							
GPIOCR, t	ype -, offse	et 0x524, re	eset -												
,															
											(I CR			
GPIOPerip	ohlD4, type	RO, offset	t 0xFD0, res	set 0x0000.	0000										
											P	ID4			
GPIOPerip	ohID5, type	RO, offset	t 0xFD4, res	set 0x0000.	0000										
											P	ID5			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPeri	phID6, type	RO, offse	t 0xFD8, res	set 0x0000	.0000							1			
											PI	D6			
GPIOPeri	phID7, type	RO, offse	t 0xFDC, re	set 0x0000	0.0000										
											PI	D7			
GPIOPeri	phID0, type	RO, offse	t 0xFE0, res	set 0x0000	.0061							1			
												D0			
CPIOPori	phID1, type	RO offee	t 0xEE4 ros		0000						FI	DU			
	pind i, type	110, 01136	C UXI E4, 163		.0000										
											PI	L D1			
GPIOPeri	phID2, type	RO, offse	t 0xFE8, res	set 0x0000	.0018										
											PI	D2			
GPIOPeri	phID3, type	RO, offse	t 0xFEC, re	set 0x0000	0.0001										
											PI	D3			
GPIOPCe	IIID0, type R	RO, offset	0xFF0, rese	et 0x0000.0	000D										
											CI	D0			
GPIOPCe	IIID1, type R	tO, offset	0xFF4, rese	et 0x0000.0	00F0							1			
											CI	 1			
GPIOPCA	IIID2, type R	20 offset	OvEE8 rose	 	005										
		, 011001	0,110,1000												
											CI	D2			
GPIOPCe	IIID3, type R	O, offset	0xFFC, rese	et 0x0000.0	00B1										
											CI	D3			
Genera	I-Purpos	e Timer	rs												
Timer0 b	ase: 0x400	03.0000													
	ase: 0x400 ase: 0x400														
GPTMCF	G, type R/W,	offset 0x	000, reset 0	x0000.000	0										
														GPTMCFG	i
GPTMTAN	MR, type R/V	V, offset 0	x004, reset	0x0000.00	000										
												TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/V	N, offset 0)x008, reset	0x0000.00	000										
												TBAMS	TBCMR	ТВ	MR
GPTMCTL	_, type R/W,	offset 0x(00C, reset 0	x0000.000	0										
		TROTE		TDE	VENT	TROTAL	TDEN			TAOTE	DTOEN			TACTAL	TACN
ODTHING		TBOTE	10			TBSTALL	TBEN		TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN
GP HVIIVIR	R, type R/W,	onset uxu	reset 0	.0000.0000	,										
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIN
GPTMRIS	, type RO, o	offset 0x01	C. reset 0v	0000.0000		CENIIN	101011						C, CLIW	0, 101101	17 11 011
	, ., ., ., ., ., ., ., ., ., ., ., ., .,		, 10301 JA												
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORI
					122100	- 2	0140					1			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					10	0	Ũ	,	ů	Ũ	-	Ů	-	•	v
GPTMMIS	, type RO, o	onset uxuz	u, reset ux	0000.0000								1			
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICR	, type W1C	, offset 0x0	024, reset 0	x0000.0000)										
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTAI	LR, type R/	W, offset 0	x028, reset	0x0000.FF	FF (16-bit i	mode) and	0xFFFF.FFI	FF (32-bit r	node)						
					•		TAIL								
							TAI								
COTMTO	LR, type R/	N offeet 0	-020	• 0×0000 FI			17 41								
GFTMTBI	ск, туре к/	w, onset u	xuzo, rese		TF							1			
							TBI								
GPTMTAN	IATCHR, ty	pe R/W, of	fset 0x030,	reset 0x00	00.FFFF (1	6-bit mode) and 0xFFI	FF.FFFF (3	2-bit mode)					
							TAN	1RH							
							TAN	IRL							
GPTMTBN	ATCHR, ty	pe R/W, of	fset 0x034,	reset 0x00	00.FFFF										
							TBN	IRL							
GPTMTAF	R, type R/V	V, offset 0x	038, reset	0x0000.000	00										
-	, ,,,,,	,	,		-										
											ТΔ	 PSR			
COTMTRE	D from DA	N	(020	0.0000.00	00						17				
GPIMIB	PR, type R/N	w, onset us	(USC, reset		00							1			
											ТВ	PSR			
GPTMTAF	MR, type R	/W, offset	0x040, rese	et 0x0000.0	000				_	_	_	-			
											TAF	PSMR			
GPTMTBF	MR, type F	R/W, offset	0x044, res	et 0x0000.0	000										
											TBF	PSMR			
GPTMTAR	type RO.	offset 0x04	18. reset 0x	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	(32-bit mo	de)						
	., . , poo,				(TA		,						
							TA								
ODTUTO				-0000 5555											
GPIMIB	R, type RO,	onset uxu4	to, reset of									1			
							TB	RL							
	log Time	r													
Base 0x4	000.0000														
WDTLOAI	D, type R/W	, offset 0x0	000, reset 0	xFFFF.FFF	F										
							WDT	Load							
							WDT	Load							
WDTVALU	JE, type RC	, offset 0x	004, reset (xFFFF.FFF	F										
							WDT	Value							
							WDT								
WDTCT	type R/W, o	offect Aven	8 resat for	0000 0000											
Morone,	Gpe nav, t		5, 1636t UX												
														DECEN	
														RESEN	INTEN
WDTICR,	type WO, o	ffset 0x000	C, reset -												
							WDT								
							WDT	IntClr							
WDTRIS,	type RO, of	fset 0x010	reset 0x00	000.000											
															WDTRIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTMIS,	type RO, of	fset 0x014	, reset 0x0	000.0000											
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	18, reset 0	x0000.0000											
							OTALL								
	K turne DAA	offe of Ovi	C00	0			STALL								
WDILOC	K, type R/W	, onset ux	500, reset	0x0000.000	U		WDT	lock							
							WDT								
WDTPerip	phID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
											PI	D4			
WDTPeri	phID5, type	RO, offset	0xFD4, res	set 0x0000.	0000										
											PI	D5			
WDTPerip	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000										
											PI	D6			
WDTPerip	phID7, type	RO, offset	0xFDC, re	set 0x0000	.0000							1			
											PI	 D7			
WDTPerin	phID0, type	RO offset	0xFE0 res		0005							01			
	p0, ()po														
											PI	D0			
WDTPeri	phID1, type	RO, offset	0xFE4, res	set 0x0000.	0018										
											PI	D1			_
WDTPeri	phID2, type	RO, offset	0xFE8, res	set 0x0000.	0018										
											PI	D2			
WDTPeri	phID3, type	RO, offset	0xFEC, re	set 0x0000.	0001										_
WDTRCal	IIID0, type R	O offect 0	VEE0 room	+ 0×0000 0							PI	D3			
WDIFCei	про, туре к	O, Oliset u	XFFU, Tese												
											CI	l D0			
WDTPCel	IIID1, type R	O, offset 0	xFF4, rese	t 0x0000.0	DF0										
			-												
											CI	D1			
WDTPCel	IIID2, type R	O, offset 0	xFF8, rese	et 0x0000.0	005										
											CI	D2			
WDTPCel	IIID3, type R	O, offset 0	xFFC, rese	et 0x0000.0	0B1										
											CI	D3			
	sal Asyn		is Recei	vers/Tra	nsmitte	rs (UAR	ſs)								
	base: 0x40 base: 0x40														
	, type R/W, o		0, reset 0x	0000.0000											
,	/														
				OE	BE	PE	FE				DA	TA			

04	00	00	00	07	00	05	04	00	00	04	00	40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			offset 0x00			5	0	,	0	5	-	5	2		0
JANINGN	OARTEOR	, type RO,	UNSEL UXUL	4, 18381 07											
												OE	BE	PE	FE
IARTRSR		type WO	, offset 0x0	04 reset 0	0000 0000							02	DE		
ARTICOL	DARTEON	, type tio													
											D4	 \TA			
	type RO. of	fset 0x018	8, reset 0x00	000 0090											
oraren er,	() pe ne, o	1001 020 10	, 10001 040												
								TXFE	RXFF	TXFF	RXFE	BUSY			
	R. type R/W	offset 0x	020, reset 0	x0000.0000)										
	., ., po	,													
											ILPC	 VSR			
IARTIBRI	D. type R/W	l offset 0x	024, reset 0	x0000.000	n			I							
	2, 1900 1211	,			-										
							DIV	l /INT							
UARTFBR	D, type R/V	V, offset 0:	x028, reset	0x0000.000	0										
	, ,,,	,	.,												
												DIVE	RAC		
UARTLCR	H. type R/V	V. offset 0	x02C, reset	0x0000.000	00								-		
-		,	,												
								SPS	WI	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0>	x0000.0300				1				1			
	, ., po ,	0													
						RXE	TXE	LBE					SIRLP	SIREN	UARTE
	type R/W	offset 0x)34, reset 0:	x0000 0012		1012	1712						onter	UNLER	0,
oratin Ee	, () po 1011,	onoer ex													
											RXIFLSEL			TXIFLSEL	
	vne R/W. o	ffeet 0x03	B, reset 0x0	000 0000											-
oArrini, t	.ype 1011, 0	11301 0200	5, 16361 070												
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
	type RO o	ffeat 0x03	C, reset 0x(0000 000F	OLIM	DEIM	. 5100			174111	TOTIM				
UARTRIS,	type KO, O	iiset uxus	C, Teset UA												
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
	turne DO a		0		OLINIS	DLING	FLINIS	I LINIS	KIKIS	17113	INAING				
UAR I WIS,	, туре ко, с	mset 0x04	0, reset 0x0	0000.0000											
					OFMIC	DEMIC	PEMIS	FEMIC	RTMIS	TXMIS	DYMIC				
	t	- # 1 0- 1	44		OEMIS	BEMIS	FEIVIIS	FEMIS	RTIVIIS	TAIVIIS	RXMIS				
UARTICR,	type w1C,	onset uxt)44, reset 0:	x0000.0000								1			
					0510	DEIC	DEIC	5510	DTIC	TVIC	DVIC				
		DO <i>"</i>	4.0		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UAR (Peri	pniD4, type	RU, offse	et 0xFD0, re	set ux0000	.0000										
											PI	D4			
UARTPeri	pnID5, type	RO, offse	et 0xFD4, re	set 0x0000	.0000										
											PI	D5			
UARTPeri	phID6, type	RO, offse	t 0xFD8, re	set 0x0000	.0000										
											PI	D6			
JARTPeri	phID7, type	RO, offse	t 0xFDC, re	eset 0x0000	.0000										
												D7			

31	30 14	29 13	28 12	27	26 10	25	24	23 7	22 6	21 5	20	19 3	18	17	16
15				11		9	8	1	6	5	4	3	2	1	0
JARTPeri	phID0, type	RO, onse	UXFEU, re												
											PI	 D0			
JARTPerin	phID1, type	RO, offse	ot 0xFF4, re	 set 0x0000	0000										
	p 2 ., cjpe		,												
											PI	l D1			
UARTPeri	phID2, type	RO. offse	et 0xFE8. re	set 0x0000	0.0018			1							
or a c i i o i i	p _ , t y pe														
											PI	l D2			
UARTPeri	phID3, type	RO, offse	et 0xFEC, re	eset 0x0000	0.0001			I							
		,	,												
											PI	D3			
UARTPCel	IIID0, type I	RO, offset	0xFF0, res	et 0x0000.0	000D			1							
											CI	D0			
UARTPCel	IIID1, type I	RO, offset	0xFF4, res	et 0x0000.0	00F0										
	-														
											CI	D1			
UARTPCel	IIID2, type I	RO, offset	0xFF8, res	et 0x0000.0	0005										
											CI	D2			
UARTPCel	IIID3, type I	RO, offset	0xFFC, res	set 0x0000.	00B1	-									
											CI	D3			
SSICR0, ty	/pe R/W, of	fset 0x000), reset 0x0	000.0000											
			S	CR				SPH	SPO	FI	RF		DS	SS	
SSICR1, ty	/pe R/W, of	fset 0x004	, reset 0x0	000.000											
												SOD	MS	SSE	LBM
SSIDR, typ	be R/W, offs	set 0x008,	reset 0x00	00.000											
							DA	ATA							
SSISR, typ	pe RO, offs	et 0x00C, i	reset 0x000	0.0003											
											DOV	DEE	DNE	TNE	TEE
00000	tune Dati	offect Co.C.	10	0000 0000							BSY	RFF	RNE	TNF	TFE
JOICPSR,	type R/W, o	unset 0x0'	iu, reset ux	0000.0000											
											000) DVSR			
SSIIM two	e R/W, offs	et 0v014 ·	reset 0v000	0 0000							0-31	2401			
conw, typ	- 1777, UIS	01 070 14, 1	5561 02000												
												TXIM	RXIM	RTIM	RORIM
SSIRIS to	pe RO, offs	et 0x018	reset 0v00	0.0008									1 O XIIWI	1.1.111	
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, tv	pe RO, offs	set 0x01C	reset 0x00	00.0000											
,	- • · · •, •ne														
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR. tv	pe W1C, of	fset 0x020), reset 0x0	000.0000								1			
	, 0		,												
														RTIC	RORIC

24	20	00	00	07	00	05	0.4	00	22	04	00	40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	6	21 5	20 4	19 3	18	17 1	16 0
)xFD0, rese	1		5	0	,	0	3	-		2		0
een enpii	. <u>.</u> , tjpe														
											PI	I D4			
SSIPeriphl	D5, type R	O, offset ()xFD4, rese	t 0x0000.00	000			1							
											PI	D5			
SSIPeriphl	D6, type R	O, offset (xFD8, rese	t 0x0000.00	000										
											PI	D6			
SSIPeriphl	D7, type R	O, offset 0)xFDC, rese	et 0x0000.0	000										
											PI	D7			
SSIPeriphl	D0, type R	O, offset 0)xFE0, rese	t 0x0000.00	122										
											DI	 D0			
SSIPorinhi	D1 type P	O offect ()xFE4, rese	+ 0×0000 00	00						FI	00			
Sorenpin	ыл, туре к	o, onser c	, iese												
											PI	l D1			
SSIPeriphi	D2, type R	O, offset ()xFE8, rese	t 0x0000.00	18			1							
											PI	D2			
SSIPeriphl	D3, type R	O, offset (xFEC, rese	et 0x0000.00	001										
											PI	D3			
SSIPCellID	00, type RC), offset 0x	(FF0, reset	0x0000.000	D		_								
											CI	D0			
SSIPCeIIID	01, type RC), offset 0x	(FF4, reset	0x0000.00F	0										
	2 Aura DC	offeet Or	(FFQ) ===================================	0	E						CI	D1			
SSIPCelliD	2, type RC	, onset ux	(FF8, reset	0x0000.000	5										
											CI	 D2			
SSIPCellID	3. type RC), offset 0x	FFC, reset	0x0000.00E	31										
	.,.,	,													
											CI	D3			
Analog	Compar	ators													
Base 0x4	003.C000														
ACMIS, typ	pe R/W1C,	offset 0x0	0, reset 0x0	0000.0000											
														IN1	IN0
ACRIS, typ	oe RO, offs	et 0x04, re	eset 0x0000	.0000											
														IN1	IN0
ACINTEN,	type R/W,	offset 0x0	8, reset 0x0	0000.0000											
														1614	INIC
A ODEE07	- 4 m - D -		10											IN1	IN0
ACKEFUT	∟, type R/V	v, onset 0)	k10, reset 0	x0000.0000											
						EN	RNG						1/6	REF	
ACSTATO	type RO	ffset 0v20	, reset 0x00	000 0000		LIN	NING						VF		
100 MIU,	type KO, U		, 10301 0701												
														OVAL	
														0 VAL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACSTAT1,	, type RO, o	offset 0x40,	, reset 0x00	000.0000											
														OVAL	
ACCTL0, 1	type RO, of	fset 0x24, i	reset 0x000	00.0000											
					ASF	RCP					ISLVAL	ISI	EN	CINV	
ACCTL1, 1	type RO, of	fset 0x44, i	reset 0x000	00.0000											
					ASF	RCP					ISLVAL	ISI	EN	CINV	

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S1110-IQC25	Stellaris [®] LM3S1110 Microcontroller
LM3S1110-IQC25(T)	Stellaris [®] LM3S1110 Microcontroller

C.2 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.3 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3