5V FLASH MODULE

PRFI IMINARY *

FEATURES

- Access Times of 50, 60, 70, 90, 120 and 150ns
- 40 pin Ceramic DIP (Package 303)
- Organized as 128Kx16 and 256Kx16
- Sector Architecture
 - 8 equal size sectors of 16KBytes each per chip
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 100,000 Erase/Program Cycles Minimum (0°C to 70°C)
- Data Retention, 10 Years at 125°C
- Commercial, Industrial and Military Temperature Ranges

- 5 Volt Programming; 5V ±10% Supply
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Page Program Operation and Internal Program Control Time
- This data sheet describes a product under development, not fully characterized, and is subject to change without notice.


Note: Programming information available upon request.

FIG. 1 PIN CONFIGURATION AND BLOCK DIAGRAM **TOP VIEW**

CS2*/NC □	1	40	☐ Vcc
CS1 □	2	39	WE
I/O15 🗆	3	38	☐ A16
I/O14 🗆	4	37	A15
I/O13 🗆	5	36	A14
I/O12 🗆	6	35	☐ A13
I/O11 🗆	7	34	A12
I/O10 🗆	8	33	A11
1/09 □	9	32	☐ A10
I/O8 🗆	10	31	A9
GND □	11	30	GND
I/O7 🗆	12	29	□ A8
1/06 □	13	28	A7
I/O5 🗆	14	27	☐ A6
I/O4 🗌	15	26	A5
I/O3 🗆	16	25	☐ A4
I/O2 🗆	17	24	A3
I/O1 [18	23	☐ A2
I/O0 [19	22	A1
ŌE [20	21	□ A0

^{*} CS2 for 256Kx16 and NC for 128Kx16


BLOCK DIAGRAM FOR WF128K16-XCX5



PIN DESCRIPTION

A0-16	Address Inputs
I/O0-15	Data Input/Output
<u>CS</u> 1-2	Chip Selects
ŌĒ	Output Enable
WE	Write Enable
Vcc	+5.0V Power
GND	Ground

BLOCK DIAGRAM FOR WF256K16-XCX5



1. \overline{CS}_1 and \overline{CS}_2 are used to select the lower and upper 128Kx16 of the device. $\overline{\text{CS}}_1$ and $\overline{\text{CS}}_2$ must not be enabled at the same time.



ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (Vcc)	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10 years	
Endurance (write/erase cycles) Mil Temp	10,000 cycles min.	
As Voltage for sector protect (VID) (3)	-2.0 to +14.0	٧

NOTES:

- 1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is Vcc + 0.5V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods of up to 20ns.
- 3. Minimum DC input voltage on As pin is -0.5V. During voltage transitions, As may overshoot Vss to -2V for periods of up to 20ns. Maximum DC input voltage on As is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

CAPACITANCE

 $(TA = 25^{\circ}C)$

Test	Symbol	Conditions	Max	Unit
OE capacitance	Сое	Vin = 0 V, f = 1.0 MHz	50	pF
WE capacitance	Cwe	Vin = 0 V, f = 1.0 MHz	50	pF
CS capacitance	Ccs	Vin = 0 V, f = 1.0 MHz	30	pF
I/O ₀₋₇ capacitance	Cı/o	V ₁ /0 = 0 V, f = 1.0 MHz	30	pF
Address capacitance	CAD	VIN = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING CONDITIONS

	-			-
Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.5	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C
A9 Voltage for Sector Protect	Vid	11.5	12.5	V

DC CHARACTERISTICS - CMOS COMPATIBLE

 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C \text{ to } +125^{\circ}C)$

Parameter	Symbol	Conditions	128K	x 16	256K	Unit	
			Min	Max	Min	Max	
Input Leakage Current	Li	Vcc = 5.5, Vin = GND to Vcc		10		10	μА
Output Leakage Current	ILO	Vcc = 5.5, Vin = GND to Vcc		10		10	μА
Vcc Active Current for Read (1)	Icc1	CS = V _{IL} , OE = V _{IH}		70		80	mA
Vcc Active Current for Program or Erase (2)	ICC2	$\overline{\text{CS}} = \text{Vil}, \ \overline{\text{OE}} = \text{Vih}$		100		110	mA
Vcc Standby Current	Іссз	Vcc = 5.5, $\overline{\text{CS}}$ = Vін, f = 5MHz		6		8	mA
Output Low Voltage	Vol	IoL = 12.0 mA, Vcc = 4.5		0.45		0.45	V
Output High Voltage	Voн1	Iон = -2.5 mA, Vcc = 4.5	0.85xVcc		0.85xVcc		V
Output High Voltage	V _{OH2}	Іон = -100 μA, Vcc = 4.5	Vcc -0.4		Vcc -0.4		V
Low Vcc Lock Out Voltage	VLKO		3.2		3.2		V

- 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with \overline{OE} at ViH.
- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. DC test conditions: VIL = 0.3V, VIH = VCC 0.3V



PRINCIPLES OF OPERATION

The following principles of operation of the WF128K16-XCX5 and WF256K16-XCX5 are applicable to each 128K x 8 memory chip inside the MCM. Programming of the device is accomplished by executing the program command sequence. The program algorithm, which is an internal algorithm, automatically times the program pulse widths and verifies proper cell margin. Sectors can be programmed and verified in less than 0.3 seconds. Erase is accomplished by executing the erase command sequence. The erase algorithm, which is internal, automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The entire memory is typically erased and verified in three seconds (including pre-programming).

BUS OPERATIONS

READ

The device has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Select (\overline{CS}) is the power control and should be used for device selection. Output-Enable (\overline{OE}) is the output control and should be used to gate data to the output pins. Figure 3 illustrates read timing waveforms.

OUTPUT DISABLE

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high impedance state.

STANDBY MODE

The device has two standby modes, a CMOS standby mode (\overline{CS} input held at Vcc + 0.5V), and a TTL standby mode (\overline{CS} is held Viii). In the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

WRITE

Device erasure and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the commands, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (VIL), while Chip-Select is low and $\overline{\text{OE}}$ is at VIH. Addresses are latched on the falling edge of the Write-Enable while data is latched on the rising edge of the $\overline{\text{WE}}$ pulse. Standard microprocessor write timings are used. Refer to AC Program characteristics, Figures 4 and 7.

TABLE 1 - BUS OPERATIONS

Operation	cs	ŌĒ	WE	Ao	A 1	A 9	1/0
Read	L	L	Н	Ao	A 1	A 9	D оит
Standby	Н	Х	Χ	Χ	Χ	Х	HIGH Z
Output Disable	L	Н	Н	Х	Х	Х	HIGH Z
Write	L	Н	L	Ao	A 1	A 9	Din
Enable Sector Protect	L	VID	L	Х	Х	VID	Х
Verify Sector Protect	L	L	Н	L	Н	VID	Code

AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS, WE CONTROLLED

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$

Parameter	Sym	ıbol	<u>-</u> !	<u>50</u>	<u>-6</u>	<u>i0</u>	-7	<u>70</u>	<u>-9</u>	<u>0</u>	<u>-1</u> 2	<u>20</u>	<u>-1</u> !	<u>50</u>	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tavav	twc	50		60		70		90		120		150		ns
Chip Select Setup Time	telwl	tcs	0		0		0		0		0		0		ns
Write Enable Pulse Width	twLwH	twp	25		30		35		45		50		50		ns
Address Setup Time	tavwl	tas	0		0		0		0		0		0		ns
Data Setup Time	tovwn	tos	25		30		30		45		50		50		ns
Data Hold Time	twndx	tон	0		0		0		0		0		0		ns
Address Hold Time	twLax	tan	40		45		45		45		50		50		ns
Chip Select Hold Time	twhen	tсн	0		0		0		0		0		0		ns
Write Enable Pulse Width High	twhwL	twph	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	twnwh1		14		14		14		14		14		14		μs
Chip and Sector Erase Time	twnwh2		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time Before Write	tghwl		0		0		0		0		0		0		ns
Vcc Setup Time		tvcs	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		toes	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		toeh	10		10		10		10		10		10		ns

^{1.} For Toggle and Data Polling.

AC CHARACTERISTICS - READ ONLY OPERATIONS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$


Parameter	Syr	nbol	<u>-5</u>	<u>i0</u>	<u>-(</u>	<u> </u>	<u>-7</u>	<u>'0</u>	<u>-9</u>	00	<u>-1</u> 2	20	<u>-15</u>	<u>i0</u>	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tavav	trc	50		60		70		90		120		150		ns
Address Access Time	tavqv	tacc		50		60		70		90		120		150	ns
Chip Select Access Time	telav	tce		50		60		70		90		120		150	ns
OE to Output Valid	tgLqv	toe		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	tenaz	tor		20		20		20		25		30		35	ns
OE High to Output High Z (1)	tgHQZ	tor		20		20		20		25		30		35	ns
Output Hold from Address, $\overline{\text{CS}}$ or $\overline{\text{OE}}$ Change, whichever is first	taxqx	tон	0		0		0		0		0		0		ns

 $^{1.\,}Guaranteed\,by\,design,\,not\,tested.$

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS CONTROLLED

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$

Parameter	Syn	Symbol		<u>-50</u>		<u>-60</u>		<u>-70</u>		<u>-90</u>		<u>-120</u>		<u>-150</u>	
			Min	Max	Min	Max									
Write Cycle Time	tavav	twc	50		60		70		90		120		150		ns
WE Setup Time	twlel	tws	0		0		0		0		0		0		ns
CS Pulse Width	teleh	tcp	25		30		35		45		50		50		ns
Address Setup Time	tavel	tas	0		0		0		0		0		0		ns
Data Setup Time	toven	tos	25		30		30		45		50		50		ns
Data Hold Time	tendx	tон	0		0		0		0		0		0		ns
Address Hold Time	telax	tан	40		45		45		45		50		50		ns
WE Hold from WE High	tehwh	twн	0		0		0		0		0		0		ns
CS Pulse Width High	tehel	tсрн	20		20		20		20		20		20		ns
Duration of Programming Operation	twnwn1		14		14		14		14		14		14		μS
Duration of Erase Operation	twnwh2		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	tghel		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec



AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

NOTES:

Vz is programmable from -2V to +7V. lol & loн programmable from 0 to 16mA. Tester Impedance $Z_0 = 75 \Omega$. Vz is typically the midpoint of VoH and VoL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.



FIG. 3
AC WAVEFORMS FOR READ OPERATIONS







FIG. 4 AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text{WE}}$ CONTROLLED




NOTES:

- 1. PA is the address of the memory location to be programmed.
- 2. PD is the data to be programmed.
- 3. D7 is the output of the complement of the data written (for each chip).
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.



FIG. 5
AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS



NOTES:

1. SA is the sector address for Sector Erase.



FIG. 6
AC WAVEFORMS FOR DATA POLLING DURING EMBEDDED ALGORITHM OPERATIONS







FIG. 7 AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text{CS}}$ CONTROLLED



NOTES:

- 1. PA represents the address of the memory location to be programmed.
- 2. PD represents the data to be programmed at byte address.
- 3. $\overline{D7}$ is the output of the complement of the data written to the device (for each chip).
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates the last two bus cycles of a four bus cycle sequence.



