



FAN6210

Primary-Side Synchronous Rectifier (SR) Trigger Controller for Dual Forward Converter

Features

- Primary-Side Trigger Controller for Dual Forward Converters with Synchronous Rectifier (SR)
- Specialized SR Controller for Dual Forward Converter
- Programmable Turn-on Delay Time for the Powering SR (RDLY Pin)
- Winding Voltage Detection for Precision Control at Light-Load Condition (DET Pin)
- Green-Mode Operation to Improve Light-Load Efficiency
- Differential Mode Control Signal with Better Noise Immunity
- V_{DD} Over-Voltage Protection (OVP)

Applications

- Personal Computer (PC) Power Supply
- Entry-Level Server Power Supply

Description

FAN6210 is a primary-side SR trigger Integrated Circuit (IC) specially designed for the synchronous rectifier (SR) in dual forward converters employing FAN6206. FAN6210 provides drive signal for the primary-side power switches by using an output signal from PWM controller. FAN6210 can be combined with any PWM controller that can drive a dual-forward converter. To obtain optimal timing for the SR drive signals, transformer winding voltage is also monitored. To improve light-load efficiency, green mode operation is employed, which disables the SR turn-on trigger signal, minimizing gate drive power consumption at light load.

FAN6210 is available in 8-pin SOP package.

Ordering Information

Part Number	Operating Temperature Range	 Eco Status	Package	Packing Method
FAN6210MY	-40°C to +105°C	Green	8-Pin Small Outline Package (SOP)	Tape & Reel

 For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Application Diagram




Figure 1. Typical Application

Internal Block Diagram





Figure 2. Functional Block Diagram

Marking Information



F: Fairchild Logo
Z: Plant Code
X: Year Code
Y: Week Code
TT: Package Type
T: M=SOP
P: Y: Green Package
M: Manufacture Flow Code

Figure 3. Top Mark

Pin Configuration




Figure 4. Pin Configuration

Pin Definitions

Pin #	Name	Description
1	XN	Pulse signal output terminal for SR off control signal.
2	XP	Pulse signal output terminal for SR on control signal.
3	SIN	Input signal for high- and low-side gate driver outputs.
4	RDLY	Delay time setting. This delay time is SOUT rising to trigger XP pulse delay time.
5	DET	Sensing freewheel diode voltage.
6	VDD	The power supply pin.
7	SOUT	Gate driving to high- and low-side gate driver.
8	GND	Ground.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	DC Supply Voltage		30	V
V_{SIN}	Logic Input Voltage		30	V
V_{SOUT}	Low Side Output Voltage		18	V
V_H	XP, XN		30	V
V_L	DET, RDLY		7	V
P_D	Power Dissipation $T_A < 50^\circ\text{C}$		400	mW
θ_{JA}	Thermal Dissipation (Junction-to-Air)		150	$^\circ\text{C/W}$
T_J	Operating Junction Temperature	-40	+125	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55	+150	$^\circ\text{C}$
T_L	Lead Temperature (Soldering) 10 Seconds		260	$^\circ\text{C}$
ESD	Human Body Model, JEDEC:JESD22-A114		4.0	KV
	Charged Device Model, JEDEC:JESD22-C101		1.5	KV

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
2. All voltage values, except differential voltages, are given with respect to GND pin.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
T_A	Operating Ambient Temperature	-40	+105	$^\circ\text{C}$

Electrical Characteristics

$V_{DD}=20V$, $T_A=25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD Section						
V_{DD}	DC Supply Voltage		7		24	V
V_{DD-ON}	Turn-On Threshold Voltage		9	10	11	V
V_{TH-OFF}	Turn-Off Threshold Voltage		7	8	9	V
V_{DD-OVP}	V_{DD} Over-Voltage Protection (OVP)		23.0	25.5	28.0	V
$V_{DD-OVP-HYS}$	Hysteresis voltage for V_{DD} OVP		0.3	0.8	1.3	V
t_{OVP}	V_{DD} OVP Debounce Time			250		μs
SIN Section						
V_{SIN}	Logic Input Voltage		10.5		24.5	V
t_{DLY_OUTH}	Delay Time Between SIN-HIGH and SOUT-HIGH		240	300	350	ns
t_{DLY_OUTL}	Delay Time Between SIN-LOW and SOUT-LOW		75	100	150	ns
t_{ON_MAX}	SOUT Maximum On Time and Stop XP Pulse		8.5	10.0	12.0	μs
DET Section						
V_{DET_H}	Detect Input Voltage to Send XP After SOUT Falling		2.5	3.0	3.5	V
V_{DET_L}	Voltage to Drive XP Signal After SOUT Falling		1.5	2.0	2.5	V
t_{PD_DET}	Delay Time to Send XP		30	50	100	ns
XP XN Section						
t_{PLS_XN}	High-Level Pulswidth of XN Signal		250	300	350	ns
t_{PLS_XP}	High-Level Pulswidth of XP Signal		600	700	800	ns
t_{PD_XN}	Delay Time to Trigger XN by SIN Rising or Falling Edge		25	50	75	ns
D_{PLS_OFF}	SIN Duty Ratio Shorter than D_{PLS_OFF} Stop XP Pulse			10		%
V_{XN}	XN Signal Output Voltage Level		5.5		8.0	V
V_{XP}	XP Signal Output Voltage Level		5.5		8.0	V
t_{R_XP}	XP Rising Time	$V_{DD} = 15V$; $C_L = 100pF$; SOUT= 1V to 6V			30	ns
t_{F_XP}	XP Falling Time	$V_{DD} = 15V$; $C_L = 100pF$; SOUT= 7V to 2V			30	ns
RDLY Section						
V_{RDLY}	RDLY Voltage	$R_{RDLY}=24k\Omega$	1.08	1.20	1.32	V
t_{DLY_XP}	Delay Time to Trigger XP by SOUT Rising Edge	$R_{RDLY}=24k\Omega$	280	340	400	ns
V_Z	Output Voltage Maximum (Clamp)	$V_{DD}=25V$			18.5	V
V_{OL}	Output Voltage LOW	$V_{DD}=15V$; $I_O = 50mA$			1.5	V
V_{OH}	Output Voltage HIGH	$V_{DD}=15V$; $I_O = 50mA$	10			V
t_R	SOUT Rising Time	$V_{DD} = 15V$; $C_L = 5nF$; SOUT= 2V to 9V	30	70	120	ns
t_F	SOUT Falling Time	$V_{DD} = 15V$; $C_L = 5nF$; SOUT= 9V to 2V	30	50	100	ns

Typical Performance Characteristics

These characteristic graphs are normalized at $T_A = 25^\circ\text{C}$.




Figure 5. Turn-On Threshold Voltage




Figure 6. Turn-Off Threshold Voltage




Figure 7. Delay Time Between SIN-HIGH and SOUT-HIGH




Figure 8. Delay Time Between SIN-LOW and SOUT-LOW




Figure 9. High-Level Pulsewidth of XN Signal




Figure 10. High-Level Pulsewidth of XP Signal




Figure 11. Delay Time to Trigger XN by SIN Rising or Falling Edge




Figure 12. Delay Time to Trigger XP by SOUT Rising Edge

Function Description

Figure 13 and Figure 14 show the simplified circuit diagram of dual-forward converter and its key waveforms. Switches Q_1 and Q_2 are turned on and off together. Once Q_1 and Q_2 are turned on, input voltage is applied across the transformer primary side and power is delivered to the secondary side through the transformer, powering diode D_1 . During this time, the magnetizing current linearly increases. When Q_1 and Q_2 are turned off, the magnetizing current of the transformer forces the reset diodes (D_{R1} and D_{R2}) and negative input voltage is applied across the transformer primary side. During this time, magnetizing current linearly decreases to zero and the secondary-side inductor current freewheels through diode D_2 . When synchronous rectifiers SR_1 and SR_2 are used instead of diodes D_1 and D_2 , it is important to have proper timing between drive signals for SR_1 and SR_2 .




Figure 13. Simplified Circuit Diagram of Dual-Forward Converter




Figure 14. Key Waveforms of Dual-Forward Converter

Figure 15 shows the typical application circuit of FAN6210. SIN is the gate drive output of the PWM controller. SOUT is obtained from SIN by adding a delay, which is used to drive two switches Q_1 and Q_2 .

The value of the DET resistor is recommended as 10k Ω and D_B is used to block high voltage on winding. The breakdown voltage of Zener diode D_Z is typically 5~6V to protect the DET pin from over voltage.




Figure 15. Typical Application Circuit

Figure 16 shows the timing diagrams for heavy-load and light-load conditions.

The switching operation of the secondary SR MOSFETs is determined by the SN and SP signals. FAN6206 turns on SR MOSFETs at the rising edge of the XP signal, while it turns off SR MOSFETs at the rising edge of XN. Within one switching cycle, XP and XN are obtained two times, respectively.

The XN signal has a 300ns pulse-width and is triggered by the rising edge and falling edge of the SIN signal after a short time delay (t_{PD_XN}).

XP signal has a 700ns pulse-width and is triggered by the rising edge of the SOUT signal after an adjustable time delay (t_{DLY_XP}) and by the falling edge of the DET signal. The relation between the delay resistor (R_{DELAY}) and the delay time is shown in Figure 17. The triggering of the XP signal by DET is prohibited while the XN signal is HIGH. Therefore, the XP signal is not triggered at the falling edge of the DET signal and is delayed until the XN signal drops to zero at heavy-load condition. At light-load condition, the DET falling edge comes after the XN signal drops to zero and the XP signal is triggered at the falling edge of the DET signal after a short time delay (t_{PD_DET}).




Figure 16. Timing Diagram




Figure 17. Programmable Delay with Resistor

Under-Voltage Lockout (UVLO)

The power-on and -off threshold of FAN6210 are fixed at 10V and 8V, respectively. The V_{DD} pin can be connected with the power source of the PWM controller.

V_{DD} Pin Over-Voltage Protection

V_{DD} over-voltage protection prevents damage due to abnormal conditions. Once the V_{DD} voltage exceeds the V_{DD} over-voltage protection voltage (V_{DD-OVP}) and lasts for t_{OVP}, FAN6210 stops operation.

Green-Mode Operation

To improve light-load efficiency, green-mode operation is employed, which disables the SR turn-on trigger signal, minimizing gate drive power consumption at light-load condition. Green mode is enabled when the duty cycle of SIN is smaller than 10%.

Typical Application Circuit (Dual Forward Converter with SR)

Application	Fairchild Devices	Input Voltage Range	Output
PC Power	FAN480X FAN6210 FAN6206	90~264V _{AC}	12V/24.5A






Figure 18. Application Circuit

[illegible]

LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
E) DRAWING FILENAME: M08AREV13

Figure 19. 8-Pin Small Out-Line Package (SOP)

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	FRFET®	PowerTrench®	The Power Franchise®
Auto-SPM™	Global Power Resource™	PowerXS™	the power franchise
Build it Now™	Green FPS™	Programmable Active Droop™	TinyBoost™
CorePLUS™	Green FPS™ e-Series™	QFET®	TinyBuck™
CorePOWER™	Gmax™	QS™	TinyCalc™
CROSSVOLT™	GTO™	Quiet Series™	TinyLogic®
CTL™	IntelliMAX™	RapidConfigure™	TINYOPTO™
Current Transfer Logic™	ISOPLANAR™	 ™	TinyPower™
DEUXPEED®	MegaBuck™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
Dual Cool™	MICROCOUPLER™	SignalWise™	TinyWire™
EcoSPARK®	MicroFET™	SmartMax™	TriFault Detect™
EfficientMax™	MicroPak™	SMART START™	TRUECURRENT™*
 ®	MicroPak2™	SPM®	µSerDes™
Fairchild®	MillerDrive™	STEALTH™	 SerDes®
Fairchild Semiconductor®	MotionMax™	SuperFET™	UHC®
FACT Quiet Series™	Motion-SPM™	SuperSOT™.3	Ultra FRFET™
FACT®	OptoHIT™	SuperSOT™.6	UniFET™
FAST®	OPTOLOGIC®	SuperSOT™.8	VCM™
FastvCore™	OPTOPLANAR®	SupreMOS™	VisualMax™
FETBench™	 ®	SyncFET™	XST™
FlashWriter®	PDP SPM™	Sync-Lock™	
FPS™	Power-SPM™	 SYSTEM®+ GENERAL	
F-PFS™			

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 147