

#### 8192 BIT BIPOLAR TTL

### PROGRAMMABLE READ ONLY MEMORY

### Description

The µPB427C and µPB427D are high speed, electrically programmable, fully decoded 8192 bit TTL read only memories. On-chip address decoding, chip select input and three-state outputs allow easy expansion of memory capacity. μPB427C and μPB427D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### **Features**

- 2048 WORDS x 4 BITS organization (Fully decoded)
- TTL Interface
  - Fast read access time : 45 ns MAX. (µPB427-1)
- Medium power consumption : 500 mW TYP.
- A chip select input for memory expansion
- Three-state outputs
- Plastic 18-Lead Dual In-Line Package (µPB427C)
- ◆ Cerdip 18-Lead Dual In-Line Package (µPB427D) Fast programming time : 200 µs/bit TYP.
- Replaceabel with : MMI's 63S841, Harris' HM7685 and equivalent devices (as a ROM)

## **Connection Diagram** (Top View)

A6	1	18	VCC
<b>A</b> 5	2	17	<b>A</b> 7
A4	3	16	8A
<b>A3</b>	4	15	<b>A</b> 9
A <sub>0</sub>	5	14	01
<b>A</b> 1	6	13	02
A2	7	12	03
A10	8	11	04
GND	9	10	CS

Pin names

An to Ann: Address Inputs 01 to 04 : Data Outputs : Chip Select Input CS : Power Supply (+5V) VCC

: Ground



### Operation


#### 1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First the Chip Select input CS must be a logical one in order to disable the outputs. Second, the desired word is selected by the eleven address inputs in TTL levels. Third, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

### 2. Reading

To read the memory, the Chip Select input must be a logical zero. The outputs then correspond to the data programmed in the selected words. When the Chip Select input is a logical one, all the outputs will be high (floating).

### Logic Diagram





## ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE	Vcc	-0.5 to $+7.0$	٧
INPUT VOLTAGE	Vi	-0.5 to $+5.5$	٧
OUTPUT VOLTAGE	Vo	-0.5  to  +5.5	٧
OUTPUT CURRENT	lo	50	mΑ
OPERATING TEMPERATURE	$T_{opt}$	-25  to  +75	.c
STORAGE TEMPERATURE CERDIP PACKAGE PLASTIC PACKAGE	T <sub>stg</sub> T <sub>stg</sub>	-65 to +150 -55 to +125	•c

# D.C.CHARACTERISTICS ( $V_{CC}$ =4.5 to 5.5 $V_{ra}$ =0 to +75 $^{\circ}$ C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Input High Voltage	VIH	2.0			٧		
Input Low Voltage	VIL			0.85	٧		
Input High Current	Чн			40	μА	V <sub>1</sub> =5.5 V	V <sub>CC</sub> =5.5 V
Input Low Current	-IIL			0,5	mΑ	V <sub>I</sub> =0.4 V	V <sub>CC</sub> =5.5 V
Output Low Voltage	VOL			0.45	٧	I <sub>O</sub> =16 mA	V <sub>CC</sub> =4.5 V
Output Leakage Current	IOFF1			40	μА	V <sub>O</sub> =5.5 V	V <sub>CC</sub> =5.5 V
Output Leakage Current	-loff2			40	μΑ	V <sub>O</sub> =0.4 V	V <sub>CC</sub> = 5.5 V
Input Clamp Voltage	-VIC			1.2	V	I <sub>I</sub> =-18 mA	V <sub>CC</sub> =4.5 V
Power Supply Current	Icc		90	140	mA	All Inputs Grou	inded.VCC=5.5 V
Output High Voltage	Voн	2.4			V	IO=-2.4 mA	V <sub>CC</sub> =4.5 V
Output Short Circuit Current	-Isc	15		60	mA	V <sub>O</sub> =0 V	

# CAPACITANCE ( $V_{CC}=5$ V, f= I MHz, $T_a=25$ °C)

CHARACTERISTIC	SYMB0L	L MIN. MAX. UNIT TEST CONDITIONS		TEST CONDITIONS	
Input Capacitance	C <sub>IN</sub>		8	pF	V <sub>IN</sub> =2.5 V
Output Capacitance	Cout		10	pF	V <sub>0UT</sub> =2.5 V

# A.C. CHARACTERISTICS (VCC=4.5 to 5.5 V, Ta=0 to +75°C)


Characteristic	Symbol	μPB427C-1 μPB427D-1		μPB427C μPB427D		Unit	
		min.	max.	min.	max.		
Address Access Time	tAA		45		55	ns	
Chip Select Access Time	tACS		25		30	ns	
Chip Select Disable Time	tDCS		25		30	ns	

Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level, less than 10 ns for both rise and fall times.

Note 3. Measurement References:1.5 V for both inputs and outputs.

Note 4. CL in Fig. 1 includes jig and probe stray capacitances.





## **Programming Specification**

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu PB427C$  and  $\mu PB427D.$  NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %	v	
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ <b>µ</b> s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 $\Omega$ load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate	70 MAX.	V/ <b>µ</b> s	15 V point/150 $\Omega$ load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming V <sub>CC</sub>	5.0 +5 % -0 %	V	
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	

A bit is judged to be programmed when two successive sense readings 10 µs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.





Fig. 2 Typical Output Voltage Waveform.



# **Package Dimensions**

## 18PIN Plastic DIP

Item	Millimeters
A	22.86 max
В	1.27 max
С	2.54 [TP]
D	.50 ± .10
E	20.32
F	1.2 min
G .	3.5 ± .3
н	.51 min
- 1	4.31 max
J	5.08 max
K	7.62 [TP]
L	6.4
M	.25 <sup>+.10</sup> 05
N	1.0 min





# **Package Dimension**

## 18PIN Cerdip

