## 10 Channel LED Backlight Driver with Integrated Power Supply

The 34844 is a high efficiency, LED driver for use in backlighting LCD displays from 10 " to 20 "+. Operating from supplies of 7 V to 28 V , the 34844 is capable of driving up to 160 LEDs in 10 parallel strings. Current in the 10 strings is matched to within $\pm 2 \%$, and can be programmed via the $I^{2} \mathrm{C} / \mathrm{SM}$-Bus interface.

The 34844 also includes a Pulse Width Monitor (PWM) generator for LED dimming. The LEDs can be dimmed to one of 256 levels, programmed through the ${ }^{2} \mathrm{C} / \mathrm{SM}$-Bus interface. Up to $65,000: 1$ (256:1 PWM, 256:1 Current DAC) dimming ratio.

The integrated boost converter generates the minimum output voltage required to keep all LEDs illuminated with the selected current, providing the highest efficiency possible. The integrated boost selfclocks at a default frequency of 600 kHz , but may be programmed via $1^{2} \mathrm{C}$ to $150 / 300 / 600 / 1200 \mathrm{kHz}$. The PWM frequency can be set from 100 Hz to 25 kHz , or can be synchronized to an external input. If not synchronized to another source, the internal PWM rate outputs on the CK pin. This enables multiple devices to be synchronized together.

The 34844 also supports optical/temperature closed loop operation and also features LED over-temperature protection, LED short protection, and LED open circuit protection. The IC also includes overvoltage protection, over-current protection, and under-voltage lockout.

## Features

- Input voltage of 7.0 to 28 V
- Boost output voltage up to 60V, with Dynamic Headroom Control (DHC)
- 3.0A integrated boost FET
- Up to 50mA LED current per channel
- $90 \%$ efficiency (DC:DC)
- 10-channel current mirror with $\pm 2 \%$ current matching
- $1^{2} \mathrm{C} / \mathrm{SM}$-Bus interface
- PWM frequency programmable or synchronizable from 100 Hz to $25,000 \mathrm{~Hz}$
- 32 -Ld $5 \times 5 \times 1.0 \mathrm{~mm}$ TQFN Package
- Pb-free packaging designated by suffix code EP


## 34844



## Applications

- Monitors - up to 27 inch
- Personal Computer Notebooks
- GPS Screens
- Small screen Televisions


Figure 1. Simplified Application Diagram (SM-Bus Mode)

[^0]
## INTERNAL BLOCK DIAGRAM



Figure 2. 34844 Simplified Internal Block Diagram

## PIN CONNECTIONS



Figure 3. 34844 Pin Connections
Table 1. 34844 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on page 11.

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
| :---: | :---: | :---: | :---: | :---: |
| 1 | VIN | Power | Input voltage | Input supply |
| 2 | PGNDB | Power | Power Ground | Power ground |
| 3 | SWB | Input | Switch node B | Boost switch connection B |
| 4 | SWA | Input | Switch node A | Boost switch connection A |
| 5 | PGNDA | Power | Power Ground | Power ground |
| 6 | A0/SEN | Input | Device Select | Address select, device select pin or OVP HW control |
| 7 | EN | Input | Enable | Enable pin (active high, internal pull-up) |
| 8-17 | 10-19 | Input | LED Channel | LED string connections |
| 18 | FAIL | Open Drain | Fault detection | Fault detected pin (open drain): <br> No Failure = Low impedance <br> Failure = High Impedance |
| 19 | ISET | Passive | Current set | LED current setting resistor |
| 20 | PIN | Input | Positive current scale | Positive input analog current control |
| 21 | NIN | Input | Negative current scale | Negative input analog current control |
| 22 | SLOPE | Passive | Boost Slope | Boost slope compensation Setting resistor |
| 23 | VDC3 | Output | Internal Regulator 3 | Decoupling capacitor for internal phase locked loop power |
| 24 | CK | Input/Output | Clock signal | Clock synchronization pin (input for M/~S = low - internal pull-up, output for M/~S = high) |
| 25 | PWM | Input | External PWM | External PWM input (internal pull-down) |

Table 1. 34844 Pin Definitions (continued)
A functional description of each pin can be found in the Functional Pin Description section beginning on page 11.

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
| :---: | :---: | :---: | :---: | :--- |
| 26 | SDA | Bidirectional | $I^{2} \mathrm{C}$ data | $\mathrm{I}^{2} \mathrm{C}$ data Line |
| 27 | SCK | Bidirectional | $\mathrm{I}^{2} \mathrm{C}$ clock | $\mathrm{I}^{2} \mathrm{C}$ clock line |
| 28 | VDC1 | Output | Internal Regulator 1 | Decoupling capacitor for internal logic rail |
| 29 | COMP | Passive | Compensation pin | Boost converter Type compensation pin |
| 30 | M/~S | Input | Master/Slave selector | Selects Master Mode (1) or Slave Mode (0) |
| 31 | VDC2 | Output | Internal Regulator 2 | Decoupling capacitor for internal regulator |
| 32 | VOUT | Input | Voltage Output | Boost Output voltage sense pin |
| EP | GND | - | Ground | Ground Reference for all internal circuits other than Boost FET |

## MAXIMUM RATINGS

Table 2. Maximum Ratings
All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device

| Ratings | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |

ELECTRICAL RATINGS

| Maximum Pin Voltages <br> A0/SEN <br> IO, $11, \mathrm{I} 2, \mathrm{I} 3, \mathrm{I} 4, \mathrm{I} 5, \mathrm{I}, \mathrm{I} 7, \mathrm{I} 8, \mathrm{I} 9, \mathrm{EN}^{(4)}$ <br> VIN <br> SWA, SWB, VOUT <br> FAIL, PIN, NIN, ISET, M/~S, CK | $\mathrm{V}_{\text {MAX }}$ | $\begin{aligned} & 7.0 \\ & 45 \\ & 30 \\ & 65 \\ & 6.0 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: |
| Maximum LED Current | $\mathrm{I}_{\text {MAX }}$ | 55 | mA |
| ESD Voltage ${ }^{(1)}$ <br> Human Body Model (HBM) <br> Machine Model (MM) | $V_{E S D}$ | $\begin{gathered} \pm 2000 \\ \pm 200 \end{gathered}$ | V |

THERMAL RATINGS

| Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to 105 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| Junction to Ambient Temperature ${ }^{(2)}$ | $\mathrm{T}_{\text {өJA }}$ | 32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case Temperature ${ }^{(2)}$ | $\mathrm{T}_{\text {өJC }}$ | 3.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum junction temperature | $\mathrm{T}_{J}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {Sto }}$ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Peak Package Reflow Temperature During Reflow ${ }^{(3)}$ | $\mathrm{T}_{\text {PPRT }}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation $\begin{aligned} \mathrm{TA} & =25^{\circ} \mathrm{C} \\ \mathrm{TA} & =70^{\circ} \mathrm{C} \\ \mathrm{TA} & =85^{\circ} \mathrm{C} \\ \mathrm{TA} & =105^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 3.9 \\ & 2.5 \\ & 2.0 \\ & 1.4 \end{aligned}$ | W |

## Notes

1. ESD testing is performed in accordance with the Human Body Model (HBM) (AEC-Q100-2), and the Machine Model (MM) (AEC-Q100003), $R_{\text {ZAP }}=0 \Omega$
2. Per JEDEC51 Standard for Multilayer PCB
3. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
4. 45 V is the Maximum allowable voltage on all LED channels in off-state.

## ELECTRICAL CHARACTERISTICS

Table 3. Electrical Characteristics
Characteristics noted under conditions $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=42 \mathrm{~V}$, $\mathrm{ILED}=50 \mathrm{~mA}, \mathrm{PWM}=\mathrm{VDC1}, \mathrm{M} / \sim \mathrm{S}=\mathrm{VDC1}$, PIN \& NIN $=$ VDC1, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, \mathrm{PGND}=0 \mathrm{~V}$, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

SUPPLY

| Supply Voltage | $\mathrm{V}_{\text {IN }}$ | 7.0 | 12 | 28 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current when Shutdown Mode <br> Manual \& SM-Bus: EN = Low, SCK \& SDA=Low, PWM = Low <br> $I^{2} \mathrm{C}$ : $\mathrm{EN}=$ Low, $\mathrm{SETI}{ }^{2} \mathrm{C}$ bit $=1, \mathrm{CLRI}^{2} \mathrm{C}$ bit $=0, \mathrm{PWM}=$ Low | $\mathrm{I}_{\text {SHUTDOWN }}$ |  | $\begin{aligned} & 2.0 \\ & 17 \end{aligned}$ |  | $\mu \mathrm{A}$ |
| Supply Current when Sleep Mode <br> SM-Bus: $\mathrm{EN}=$ low, $\mathrm{SCK} \& \mathrm{SDA}=$ Active, $\mathrm{SETI2C}$ bit $=0, \mathrm{PWM}=$ Low, $E N$ bit $=0$ $\mathrm{I}^{2} \mathrm{C}: E N=H$ High, $S E T I^{2} \mathrm{C}$ bit $=1, C L R I^{2} \mathrm{C}$ bit $=0, E N$ bit $=0, \mathrm{PWM}=$ Low | $I_{\text {SLEEP }}$ | - | 3.0 | - | mA |
| Supply Current when Operational Mode <br> Boost=Pulse Skipping, Channels $=0 \%$ of Duty Cycle <br> Manual: EN= High, SCK \& SDA=Low, PWM=Low <br> SM-Bus: EN= Low, SCK \& SDA=Active, EN bit= 1, PWM=Low <br> $I^{2} \mathrm{C}$ : $\mathrm{EN}=\mathrm{High},\left.\mathrm{SET}\right\|^{2} \mathrm{C}$ bit $=1, \mathrm{CLR}{ }^{2} \mathrm{C}$ bit $=0, \mathrm{EN}$ bit $=1, \mathrm{PWM}=$ Low | Ioperational | - | 10.0 | - | mA |
| Under-voltage Lockout $V_{\text {IN }}$ Rising | UVLO | 5.4 | 6.0 | 6.4 | V |
| Under-voltage Hysteresis $\mathrm{V}_{\text {IN }}$ Falling | UVLO ${ }_{\text {HYSt }}$ | 150 | 200 | 250 | mV |
| VDC1 Voltage ${ }^{(5)}$ $C_{V D C 1}=2.2 \mu \mathrm{~F}$ | $\mathrm{V}_{\mathrm{DC} 1}$ | 2.4 | 2.5 | 2.6 | V |
| $\begin{aligned} & {\text { VDC2 } \text { Voltage }^{(5)}}^{C_{\text {VDC } 2}=2.2 \mu \mathrm{~F}} \end{aligned}$ | $\mathrm{V}_{\mathrm{DC} 2}$ | 5.5 | 6.0 | 6.5 | V |
| $\begin{aligned} & \text { VDC3 Voltage }{ }^{(5)} \\ & C_{\text {VDC3 }}=2.2 \mu \mathrm{~F} \end{aligned}$ | $V_{\text {DC3 }}$ | 2.4 | 2.5 | 2.6 | V |

BOOST

| $\begin{aligned} & \text { Output Voltage Range }{ }^{(6)} \\ & \text { VIN }=7.0 \mathrm{~V} \\ & \text { VIN }=28 \mathrm{~V} \end{aligned}$ | $V_{\text {OUT1 }}$ <br> $V_{\text {OUT2 }}$ | $\begin{aligned} & 8.0 \\ & 31 \end{aligned}$ | - | $\begin{aligned} & 43 \\ & 60 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Boost Switch Current Limit | $\mathrm{I}_{\text {FET }}$ | 2.6 | 2.8 | 3.0 | A |
| RDSON of Internal FET $\mathrm{I}_{\mathrm{DRAIN}}=1.0 \mathrm{~A}$ | $\mathrm{R}_{\text {DSoN }}$ | - | 250 | 500 | $\mathrm{m} \Omega$ |
| Boost Switch Off-state Leakage Current $\mathrm{V}_{\mathrm{SWA}, \mathrm{SWB}}=65 \mathrm{~V}$ | $\mathrm{I}_{\text {BOOSt_LEAK }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Peak Boost Efficiency ${ }^{(7)}$ | EFF ${ }_{\text {BOOSt }}$ | - | 90 | - | \% |

## Notes

5. This output is for internal use only and not to be used for other purposes
6. Minimum and Maximum output voltages are dependent on Min/Max duty cycle condition.
7. Guaranteed by design

Table 3. Electrical Characteristics (continued)
Characteristics noted under conditions $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=42 \mathrm{~V}$, $\mathrm{ILED}=50 \mathrm{~mA}, \mathrm{PWM}=\mathrm{VDC1}, \mathrm{M} / \sim \mathrm{S}=\mathrm{VDC} 1$, PIN \& NIN $=$ VDC1, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, \mathrm{PGND}=0 \mathrm{~V}$, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Line Regulation ${ }^{(8)}$ $\mathrm{VIN}=7.0 \mathrm{~V}$ to 28 V | Iout $/ V_{\text {IN }}$ | -0.2 | - | 0.2 | \%/V |
| $\begin{aligned} & \text { Load Regulation }^{(8)} \\ & \text { VLED }=8.0 \mathrm{~V} \text { to } 65 \mathrm{~V} \text { (all Channels) } \end{aligned}$ | $\mathrm{I}_{\text {OUT }} / \mathrm{V}_{\text {Led }}$ | -0.2 | - | 0.2 | \%/V |
| Slope compensation voltage ramp $\mathrm{R}_{\mathrm{SLOPE}}=68 \mathrm{~K} \Omega$ | $\mathrm{V}_{\text {SLOPE }}$ | - | 0.49 | - | V/us |
| Current Sense Amplifier Gain | ACSA | - | 9.0 | - |  |
| Current Sense Resistor | $\mathrm{R}_{\text {SENSE }}$ | - | 22 | - | $\mathrm{m} \Omega$ |
| OTA Transconductance | $\mathrm{G}_{\mathrm{M}}$ | - | 200 | - | $\mu \mathrm{S}$ |
| Transconductance Sink and Source Current Capability | Iss | - | 100 | - | $\mu \mathrm{A}$ |
| Output Voltage Precharge | $\mathrm{V}_{\text {HOLD }}$ | 0.45 | 0.5 | 0.55 | V |

## FAIL PIN

| Off-state Leakage Current <br> $V_{\text {FAIL }}=5.5 \mathrm{~V}$ | $\mathrm{I}_{\text {FAIL_LEAK }}$ | - | - | 5 | $\mu \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| On-state Voltage Drop <br> $\mathrm{I}_{\text {SINK }}=4.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | - | 0.4 | V |

LED CHANNELS

| ```Sink Current ICHx Register = 255, RISET=5.1k\Omega 0.1%, PIN&NIN = Disabled, TA}=2\mp@subsup{5}{}{\circ}\textrm{C``` | ISINK | 49 | 50 | 51 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Regulated minimum voltage across drivers <br> Pulse Width $>4 \mu \mathrm{~s}$ | $\mathrm{V}_{\text {MIN }}$ | 675 | 750 | 825 | mV |
| Current Matching Accuracy | $\mathrm{I}_{\text {MATCH }}$ | -2.0 | - | 2.0 | \% |
| $\mathrm{I}_{\text {SET }}$ Pin Voltage RISET=5.1k $\Omega 0.1 \%$ | $\mathrm{V}_{\text {SET }}$ | 2.017 | 2.048 | 2.079 | V |
| LED Current Amplitude Resolution $1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LED}} \leq 50 \mathrm{~mA}$ | $\mathrm{ILED}_{\text {RES }}$ | - | 1.5 | - | \% |
| Off-state Leakage Current, All channels $\left(\mathrm{V}_{\mathrm{CH}}=45 \mathrm{~V}\right)$ | $\mathrm{I}_{\text {CH_LEAK }}$ | - | - | 10 | $\mu \mathrm{A}$ |

## PIN INPUT

| Voltage to Disable PIN mode | $\mathrm{V}_{\text {PIN_DIS }}$ | 2.2 | - | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN Bias Current $\mathrm{PIN}=\mathrm{V}_{\mathrm{SET}}$ | $\mathrm{I}_{\text {PIN }}$ | -2.0 | - | 2.0 | $\mu \mathrm{A}$ |
| Analog Dimming Current ICHx Register = 255, RISET=5.1k $0.1 \%$ $\begin{aligned} & \mathrm{PIN}=\mathrm{V}_{\mathrm{SET}} / 2 \\ & \mathrm{PIN}=\mathrm{V}_{\mathrm{SET}} \end{aligned}$ | $\mathrm{I}_{\text {DIM_PIN }}$ | $\begin{aligned} & 23.75 \\ & 47.50 \end{aligned}$ | 25 50 | $\begin{aligned} & 26.25 \\ & 52.50 \end{aligned}$ | mA |

## Notes

8. Guaranteed by design

Table 3. Electrical Characteristics (continued)
Characteristics noted under conditions $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=42 \mathrm{~V}$, ILED $=50 \mathrm{~mA}, \mathrm{PWM}=\mathrm{VDC} 1, \mathrm{M} / \sim \mathrm{S}=\mathrm{VDC1}$, PIN \& NIN $=$ VDC1 $,-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, \mathrm{PGND}=0 \mathrm{~V}$, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## NIN INPUT

| Voltage to Disable NIN mode | $\mathrm{V}_{\text {NIN_DIS }}$ | 2.2 | - | - | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| NIN Bias Current | $\mathrm{I}_{\text {NIN }}$ | -2.0 | - | 2.0 | $\mu \mathrm{~A}$ |
| NIN $=\mathrm{V}_{\text {SET }}$ |  |  |  |  |  |
| Analog Dimming Current | $\mathrm{I}_{\text {DIM_NIN }}$ |  |  |  |  |
| ICHx Register $=255$, RISET $=5.1 \mathrm{k} \Omega 2.1 \%$ |  |  |  |  |  |
| NIN $=\mathrm{V}_{\text {SET }} / 2$ |  | 23.75 | 25 | 26.25 | mA |
| NIN $=0 \mathrm{~V}$ |  | 47.50 | 50 | 52.50 |  |

## OVER-TEMPERATURE PROTECTION

| Over-temperature Threshold ${ }^{(9)}$ <br> Rising <br> Hysteresis <br> OTT $^{(9)}$${ }^{150}$ | 165 | 175 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |

$1^{2}$ C/SM-BUS PHYSICAL LAYER [SCK, SDA]

| $\mathrm{I}^{2} \mathrm{C}$ Address | $\mathrm{ADR}_{\mathrm{I} 2 \mathrm{C}}$ | - | 1110110 | - | Binary |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SM-Bus Address | $\mathrm{ADR}_{\mathrm{SMB}}$ | - | 1110110 | - | Binary |
| Input Low Voltage | $\mathrm{V}_{\mathrm{ILI}}$ | -0.3 | - | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IHI}}$ | 2.1 | - | 5.5 | V |
| Input Hysteresis | $\mathrm{V}_{\mathrm{HYSI}}$ | 0.3 | - | - | V |
| Output Low Voltage <br> Sink Current $\leq 4.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OLI}}$ | - | - | 0.4 | V |
| Input Current |  |  |  |  |  |
| Input Capacitance ${ }^{(9)}$ | $\mathrm{I}_{\mathrm{INI}}$ | -5.0 | - | 5.0 | $\mu \mathrm{~A}$ |

LOGIC INPUTS / OUTPUTS (CK, M/~S, PWM, A0/SEN)

| Input Low Voltage | $\mathrm{V}_{\mathrm{ILL}}$ | -0.3 | - | 0.5 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IHL}}$ | 1.5 | - | 5.5 | V |
| Input Hysteresis | $\mathrm{V}_{\mathrm{HYSL}}$ | - | 0.1 | - | V |
| Input Current | $\mathrm{I}_{\mathrm{ILL}}$ | -5.0 | - | 5.0 | $\mu \mathrm{~A}$ |
| Output Low Voltage (CK) <br> $\mathrm{I}_{\text {SINK }} \leq 2.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OLL}}$ | - | - | 0.2 | V |
| Output High Voltage (CK) <br> $\mathrm{I}_{\text {SourCE }} \leq 2.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OHL}}$ | 2.2 | - | 5.5 | V |
| Input Capacitance ${ }^{(9)}$ | $\mathrm{C}_{\mathrm{INI}}$ | - | - | 5.0 | $\rho \mathrm{~F}$ |

## Notes

9. Guaranteed by design

Table 3. Electrical Characteristics (continued)
Characteristics noted under conditions $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=42 \mathrm{~V}$, ILED $=50 \mathrm{~mA}, \mathrm{PWM}=\mathrm{VDC} 1, \mathrm{M} / \sim \mathrm{S}=\mathrm{VDC} 1$, PIN \& NIN $=$ VDC1 $,-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, \mathrm{PGND}=0 \mathrm{~V}$, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## OVER-VOLTAGE PROTECTION

| Over-voltage Clamp - OVP Register Table: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OVP = Fh | $\mathrm{OVP}_{\mathrm{FH}}$ | 60.5 | 62.5 | 64.5 | V |
| OVP = Eh | OVP EH | 56.5 | 58 | 60 | V |
| OVP = Dh | $\mathrm{OVP}_{\text {DH }}$ | 53 | 54 | 56 | V |
| OVP = Ch | $\mathrm{OVP}_{\mathrm{CH}}$ | 49 | 51 | 52.5 | V |
| OVP = Bh | $\mathrm{OVP}_{\text {BH }}$ | 45 | 47 | 48.5 | V |
| OVP = Ah | $\mathrm{OVP}_{\text {AH }}$ | 41 | 43 | 44.5 | V |
| OVP $=9 \mathrm{~h}$ | $\mathrm{OVP}_{9 \mathrm{H}}$ | 38 | 39 | 40.5 | V |
| OVP $=8 \mathrm{~h}$ | $\mathrm{OVP}_{8 \mathrm{H}}$ | 34 | 36 | 37.5 | V |
| OVP $=7 \mathrm{~h}$ | $\mathrm{OVP}_{7 \mathrm{H}}$ | 30.5 | 32 | 33.5 | V |
| OVP $=6 \mathrm{~h}$ | $\mathrm{OVP}_{6 \mathrm{H}}$ | 26 | 28 | 30 | V |
| OVP $=5 \mathrm{~h}$ | $\mathrm{OVP}_{5 \mathrm{H}}$ | 23 | 24 | 25 | V |
| OVP $=4 \mathrm{~h}$ | $\mathrm{OVP}_{4 \mathrm{H}}$ | 19 | 20 | 21 | V |
| OVP $=3 \mathrm{~h}$ | $\mathrm{OVP}_{3 \mathrm{H}}$ | 15 | 16 | 17 | V |
| OVP $=2 \mathrm{~h}$ | $\mathrm{OVP}_{2 \mathrm{H}}$ | 11 | 12 | 13 | V |
| Over-voltage threshold, <br> Set by Hardware, Voltage at A0/SEN | $\mathrm{OVP}_{\mathrm{HW}}$ | 6.15 | 6.5 | 6.85 | V |
| A0/SEN Sink Current | $\mathrm{I}_{\text {SINK_OVP }}$ | - | 100 | - | $\mu \mathrm{A}$ |

BOOST

| Switching Frequency (BST [1:0]=0) | $\mathrm{f}_{\text {SW0 }}$ | 0.14 | 0.15 | 0.17 | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Switching Frequency (BST [1:0]=1) | $\mathrm{f}_{\text {SW1 }}$ | 0.27 | 0.30 | 0.33 | MHz |
| Switching Frequency (BST [1:0]=2) | $\mathrm{f}_{\text {SW2 }}$ | 0.54 | 0.60 | 0.66 | MHz |
| Switching Frequency (BST [1:0]=3) | $\mathrm{f}_{\mathrm{SW} 3}$ | 1.08 | 1.2 | 1.32 | MHz |
| Minimum Duty Cycle | $\mathrm{D}_{\mathrm{MIN}}$ | - | 10 | 15 | $\%$ |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX }}$ | 80 | 85 | - | $\%$ |
| Soft Start Period | $\mathrm{t}_{\mathrm{SS}}$ | - | 6.5 | - | ms |
| Boost Switch Rise Time ${ }^{(9)}$ | $\mathrm{t}_{\mathrm{TR}}$ | - | 15 | - | ns |
| Boost Switch Fall Time ${ }^{(9)}$ | $\mathrm{t}_{\mathrm{F}}$ | - | 25 | - | ns |

## Notes

10. Guaranteed by design

Table 3. Electrical Characteristics (continued)
Characteristics noted under conditions $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=42 \mathrm{~V}$, ILED $=50 \mathrm{~mA}, \mathrm{PWM}=\mathrm{VDC} 1, \mathrm{M} / \sim \mathrm{S}=\mathrm{VDC1}$, PIN \& NIN $=$ VDC1 $,-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, \mathrm{PGND}=0 \mathrm{~V}$, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWM GENERATOR |  |  |  |  |  |
| Input PWM Frequency Range ${ }^{(12)}$ M/~S = Low (Slave Mode) | $\mathrm{fPWM}_{\text {S }}$ | 100 | - | 25000 | Hz |
| PWM Frequency $\begin{aligned} & \text { M/~S }=\text { High (Master Mode) } \\ & \text { FPWM Register }=768 \\ & \text { FPWM Register }=192,000 \end{aligned}$ | $\mathrm{fPWM}_{\text {M }}$ | $\begin{gathered} 22500 \\ 90 \end{gathered}$ | $\begin{gathered} 25000 \\ 100 \end{gathered}$ | $\begin{gathered} 27500 \\ 110 \end{gathered}$ | Hz |
| PWM dimming resolution | $\mathrm{t}_{\text {fPWM }}$ | - | 0.39 | - | \% |

PWM PIN (DIRECT PWM CONTROL)

| Input PWM Pin Minimum Pulse ${ }^{(12)}$ | t $_{\text {PWM_N }}$ | 150 | - | - | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input PWM Frequency Range | fPWM | 100 | - | 23000 | Hz |

PHASE LOCK LOOP

| CK Slave Mode Frequency Lock Range ${ }^{(11)}$ M/~S = Low (Slave Mode) | $\mathrm{fCK}_{\mathrm{s}}$ | 100 | - | 25000 | Hz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CK Slave Mode Input Jitter ${ }^{(12)}$ M/~S = Low (Slave Mode) | $\mathrm{fCK}_{\text {S_JITTER }}$ | - | - | 0.1 | \% |
| Slave Mode Acquisition Time <br> M/~S = Low (Slave Mode) <br> $\mathrm{FPWM}_{\mathrm{S}}=25 \mathrm{KHz}$ <br> $\mathrm{FPWM}_{\mathrm{S}}=100 \mathrm{~Hz}$ | $\mathrm{T}_{\text {S_ACQ }}$ | - | $2000$ | $50$ | ms ms |
| CK Frequency (Master Mode) <br> FPWM Register = 768 <br> FPWM Register = 192,000 | $\mathrm{fCK}_{\text {MASTER }}$ | $\begin{gathered} 22500 \\ 90 \end{gathered}$ | $\begin{gathered} 25000 \\ 100 \end{gathered}$ | $\begin{gathered} 27500 \\ 110 \end{gathered}$ | Hz |

## $I^{2} \mathrm{C} / \mathrm{SM}$-BUS PHYSICAL LAYER [SCK, SDA]

| Interface Frequency Range | $\mathrm{f}_{\mathrm{SCK}}$ |  |  | 400 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SM-Bus Power-on-Reset Time | $\mathrm{t}_{\text {RST }}$ | - | - | 100 | ms |
| Output fall time <br> $10 \rho F \leq C_{L} \leq 400 \rho F$ | $\mathrm{t}_{\mathrm{F}}$ | 40 | - | 160 | ns |
| Output rise time <br> $10 \rho F \leq C_{L} \leq 400 \rho F$ | $\mathrm{t}_{R}$ | 20 | - | 80 | ns |

LOGIC OUTPUT (CK)

| Output Rise and Fall time <br> $\mathrm{C}_{\mathrm{L}} \leq 100 \rho \mathrm{P}$ | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | - | - | 25 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |

## LED CHANNELS

| Channels Rise and Fall Time ${ }^{(12)}$ | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | - | 23 | 50 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |

## Notes

11. Special considerations should be made for frequencies between 100 Hz to 1 KHz . Please refer to Functional Device Operation for further details.
12. Guaranteed by design

## FUNCTIONAL DESCRIPTION

## INTRODUCTION

LED backlighting has become very popular for small and medium LCDs, due to some advantages over other backlighting schemes, such as the widely used cold cathode fluorescent lamp (CCFL). The advantages of LED backlighting are low cost, long life, immunity to vibration, low operational voltage, and precise control over its intensity.

However, there is an important drawback of this method. It requires more power than most of the other methods, and this is a major problem if the LCD size is large enough.

To address the power consumption problem, solid state optoelectronics technologies are evolving to create brighter LEDs with lower power consumption. These new technologies together with highly efficient power management LED drivers are turning LEDs, a more suitable solution for backlighting almost any size of LCD panel, with really conservative power consumption.

One of the most common schemes for backlighting with LED is the one known as "Array backlighting". This creates a matrix of LEDs all over the LCD surface, using defraction and diffused layers to produce an homogenous and even light at
the LCD surface. Each row or column is formed by a number of LEDs in series, forcing a single current to flow through all LEDs in each string.

Using a current control driver, per row or column, helps the system to maintain a constant current flowing through each line, keeping a steady amount of light even with the presence of line or load variations. They can also be use as a light intensity control by increasing or decreasing the amount of current flowing through each LED string.

To achieve enough voltage to drive a number of LEDs in series, a boost converter is implemented, to produce a higher voltage from a smaller one, which is typically used by the logical blocks to do their function.

The 34844 implements a single channel boost converter together with 10 input channels, for driving up to 16 LEDs per string to create a matrix of more than 160 LEDs. Together with its $90 \%$ efficiency and $I^{2} \mathrm{C}$ programmable or external current control, among other features, makes the 34844 a perfect solution for backlighting small and medium size LCD panels, on low power portable and high definition devices.

## FUNCTIONAL PIN DESCRIPTION

## INPUT VOLTAGE SUPPLY (VIN)

IC Power input supply voltage, is used internally to produce internal voltage regulation (VDC1, VDC3) for logic functioning, and also as an input voltage for the boost regulator.

## INTERNAL VOLTAGE REGULATOR 1 (VDC1)

This pin is for internal use only, and not to be used for other purposes. A capacitor of $2.2 \mu \mathrm{~F}$ should be connected between this pin and ground for decoupling purposes.

## INTERNAL VOLTAGE REGULATOR 2 (VDC2)

This pin is for internal use only, and not to be used for other purposes. A capacitor of $2.2 \mu \mathrm{~F}$ should be connected between this pin and ground for decoupling purposes.

## INTERNAL VOLTAGE REGULATOR 3 (VDC3)

This pin is for internal use only, and not to be used for other purposes. A capacitor of $2.2 \mu \mathrm{~F}$ should be connected between this pin and ground for decoupling purposes.

## BOOST COMPENSATION PIN (COMP)

Passive terminal used to compensate the boost converter. Add a capacitor and a resistor in series to GND to stabilize the system.

## IC ENABLE (EN)

The active high enable terminal is internally pulled high through pull-up resistors. Applying OV to this terminal would stop the IC from working.

## INPUT/OUTPUT CLOCK SIGNAL (CK)

This terminal can be used as an output clock signal (master mode), or input clock signal (slave mode), to synchronize more than one device.

## MASTER/SLAVE MODE SELECTION (M/~S)

Setting this pin High puts the device into Master mode, producing an output synchronization clock at the CK terminal. Setting this pin low, puts the device in Slave mode, using the CK pin as an input clock.

## EXTERNAL PWM INPUT (PWM)

This terminal is internally pulled down. An external PWM signal can be applied to modulate the LED channel directly in absence of an $I^{2} \mathrm{C}$ interface.

## CLOCK I ${ }^{2} \mathrm{C}$ SIGNAL (SCK)

Clock line for $I^{2} \mathrm{C}$ communication.

## ADDRESS $I^{2} \mathrm{C}$ SIGNAL (SDA)

Address line for ${ }^{2} \mathrm{C}$ communication.

## A0/SEN

Address select, device select pin, or Hardware Over voltage Protection (OVP) Control.

## CURRENT SET (ISET)

Each LED string can drive up to 50 mA . The maximum current can be set by using a resistor from this pin to GND.

## POSITIVE CURRENT SCALING (PIN)

Positive current scaling factor for the external analog current control. Applying 0 V to this pin, scales the current to $0 \%$, and in the same way, applying 2.048 V (Vset), the scale factor is $100 \%$. By applying a voltage higher than 2.2 V , the scaling factor is disabled, and the internal pull-ups are activated.

If PIN pin and NIN pin are used at the same time then by applying OV to the PIN pin and 2.048 V to NIN pin, scales the current to $0 \%$, and in the same way, applying 2.048 V to the PIN pin and OV to NIN pin, scales the current to $100 \%$. By applying a voltage higher than 2.2 V , the scaling factor is disabled and the internal pull-ups are activated in both pins.

## NEGATIVE CURRENT SCALING (NIN)

Negative current scaling factor for the external analog current control. Setting 0 V to this pin scales the current to $100 \%$, in the same way, setting 2.048 V (Vset) the scale factor is $0 \%$. By applying a voltage higher than 2.2 V , the scaling factor is disabled and the internal pull-ups are activated.

If PIN pin and NIN pin are used at the same time then by applying OV to the PIN pin and 2.048 V to NIN pin, scales the current to $0 \%$, and in the same way, applying 2.048 V to the PIN pin and OV to NIN pin, scales the current to $100 \%$. By
applying a voltage higher than 2.2 V , the scaling factor is disabled and the internal pull-ups are activated in both pins.

## GROUND (GND)

Ground Reference for all internal circuits other than the Boost FET.

The Exposed Pad (EP) should be used for thermal heat dissipation.

## 10-19

Current LED driver, each line has the capability of driving up to 50 mA .

## FAULT DETECTION PIN (FAIL)

When a fault situation is detected, this pin goes into high impedance.

## BOOST SLOPE COMPENSATION SETTING RESISTOR (SLOPE)

Use an external resistor of about $68 \mathrm{k} \Omega$ to configure the Boost compensation slope.

## POWER GROUND TERMINALS (PGNDA, PGNDB)

Ground terminal for the internal Boost FET.

## OUTPUT VOLTAGE SENSE TERMINAL (VOUT)

Input terminal to monitor the output voltage. It also supplies the input voltage for the internal regulator 2 (VDC2).

## SWITCHING NODE TERMINALS (SWA, SWB)

Switching node of boost converter.

FUNCTIONAL INTERNAL BLOCK DESCRIPTION
MC34844 - Functional Block Diagram


Regulator / Power down $\square$ Protection / Failure Detection $\square$ Logic Control LED Channels Boost

Figure 4. Functional Internal Block Diagram

## REGULATORS/ POWER DOWN

The 34844 is designed to operate from input voltages in the 7.0 to 28 V range. This is stepped down internally by LDOs to 2.5 V (VDC1 and VDC3) and 6 V (VDC3) for powering internal circuitry. If the input voltage falls below the UVLO threshold, the device automatically enters in power down mode.

## Operating Modes:

The device can be operated by the EN pin and/or SDA/ SCK bus lines, resulting in three distinct operation modes:

- Manual mode, there is no $I^{2} \mathrm{C}$ capability, the bus line pins must be tied low, and the EN pin controls the ON/OFF operation.
- SM-Bus mode, EN pin must be tied low and the device is turned ON by any activity on the bus lines. The part shuts down if the bus lines are held low for more than 27 ms , the 27 ms watchdog timer can be disabled by $\mathrm{I}^{2} \mathrm{C}$ (setting SETI2C bit high) or tying the EN pin high. In Sleep mode (EN bit=1) the device reduces the power consumption by leaving "alive" only the blocks required for $\mathrm{I}^{2} \mathrm{C}$ communication.
- $I^{2} \mathrm{C}$ mode, has to be configured by $\mathrm{I}^{2} \mathrm{C}$ communication (SETI2C bit = 1) right after the IC is turned ON, it prevents the part from being turned ON/OFF by the bus. Sleep mode is also present and it is intended to save power, but still keep the IC prepared to communicate by $I^{2} \mathrm{C}$. Turning the EN pin OFF, the chip enters into a low power mode.

| MODE | EN Pin | SCK/SDA Pins | $1^{2} \mathrm{C}$ Bit Command | Current Consumption Mode | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Manual | Low | Low | N/A | Shutdown |  |
|  | High | Low | N/A | Operational |  |
| SM-Bus | Low | Low (> 27ms) | EN bit = X | Shutdown |  |
|  | Low | Active | EN bit $=0$ | Sleep |  |
|  | Low | Active | EN bit = 1 | Operational |  |
| $1^{2} \mathrm{C}$ | Low | X | SETI2C bit $=1$ | $1^{2}$ C Low Power (Shutdown) | Part Doesn't Wake-up |
|  |  |  | CLRI2C bit $=0$ |  |  |
|  |  |  | EN bit = X |  |  |
|  | High | X | SETI2C bit $=1$ | Sleep |  |
|  |  |  | CLRI2C bit $=0$ |  |  |
|  |  |  | EN bit $=0$ |  |  |
|  | High | X | SETI2C bit $=1$ | Operational |  |
|  |  |  | CLRI2C bit $=0$ |  |  |
|  |  |  | EN bit $=1$ |  |  |

Table 4. Operation Current Consumption Modes

## BOOST

The integrated boost converter operates in nonsynchronous mode and integrates a 3A FET. An integrated sense circuit is used to sense the voltage at the LED current mirror inputs and automatically sets the boost output voltage (DHC) to the minimum voltage needed to keep all LEDs biased with the required current. The DHC is designed to operate under specific pulse width conditions in the LED drivers. It operates for pulse widths higher than $4 \mu \mathrm{~s}$

If the pulse widths are shorter than specified, the DHC circuit will not operate and the voltage across the LED drivers will increase to a value given by the OVP minus the total LED voltage in the LED string. Therefore it is imperative to select the proper OVP level to minimize power dissipation.

The OVP can be set from 11 to $62 \mathrm{~V}, \sim 4 \mathrm{~V}$ spaced, using the $\mathrm{I}^{2} \mathrm{C}$ interface (OVP Register). If $\mathrm{I}^{2} \mathrm{C}$ capability is not present, the OVP can be controlled by a resistor divider connected from VOUT to GND with its mid point tied to A0/ SEN pin (threshold $=6.5 \mathrm{~V}$ ). During an OVP condition, the output voltage will go to the OVP level which is programmed via the $I^{2} \mathrm{C}$ interface or settled by a resistor divider on A0/SEN pin, or by a zener diode. The formulas to calculate the hardware OVP using any of the two methods are as follows:


## HARDWARE OVP:

The OVP value should be set to greater than the maximum LED voltage over the whole temperature range. A good practice is to set it 5 V or so above the max LED voltage.

The boost converter also features internal Over-current Protection (OCP) and has a user programmable Overvoltage Protection (OVP).

The OCP operates on a cycle by cycle basis. However, if the OCP condition remains for more than 10 ms then the device turns off the LED Drivers, the Boost goes to Sleep Mode and the output FAULT pin goes into high impedance. The device can only be restarted by recycling the enable or creating a Power On Reset (POR).

The user can program the boost frequency by $\mathrm{I}^{2} \mathrm{C}$ (BST[1:0]) only after the IC is powered up and before the boost circuit is turned ON for the first time (PWM pin low to high). This sequence avoids boost frequency to be changed inadvertently during operation. The first $\mathrm{I}^{2} \mathrm{C}$ command has to wait for 5.0 ms after the part is turned ON , in order to allow sufficient time for the device power up sequence to be completed.

The boost controller has an integral track and hold amplifier with indefinite hold time capability, to enable immediate LED on cycles after extended off times. During extended off times, the external LEDs cool down from their normal quiescent operating temperature and thereby experience a forward voltage change, typically an increase in the forward voltage. This change can be significant for applications with a large number of series LEDs in a string operating at high current. If the boost controller did not track this increased change, the potential on the LED drivers would saturate for a few cycles once the LED channels are reenabled.

Also the device has a precharge voltage that add 0.5 Volts to the Boost, cycle by cycle of the PWM. It helps the boost to respond faster every time the load turns back on again.

## CURRENT MIRROR

The programmable current mirror matches the current in 10 LED strings to within $2 \%$. The maximum current is set using a resistor to GND from the ISET pin. This can be scaled down using the $\mathrm{I}^{2} \mathrm{C}$ interface to 255 levels.

Zero current is achieved by turning off the LED Driver by $I^{2} \mathrm{C}$ (registers CHENx $=0 \mathrm{~h}$ ) for a Duty Cycle from 0\% to $99 \%$ or by pulling PWM pin low regardless of the Duty Cycle.
$I^{2} \mathrm{C}$ capability allow the channels to be controlled individually or in parallel.

Current on LED Channel (PIN and NIN mode disabled)
Eqn. 1

$$
\text { Current }[\mathrm{A}]=\frac{\mathrm{ICH}[\text { RegisterValue }]}{\text { RSET[ohms }]}
$$

In the off state, the LEDs current is set to 0 and the boost converter stops switching.

This feature allows to drive more than 50 mA of current by connecting the LED string to 2 or more LED channels in parallel. For example; if the application requires to drive 5 channels at 100 mA , then the bottom of each LED string should be connected to two channels in order to duplicate the current capability (Example: $\mathrm{CH} 0+\mathrm{CH} 1=100 \mathrm{~mA}$ ).

## PWM GENERATOR

The PWM generator can operate in either master or slave modes, as set by the $\mathrm{M} / \sim \mathrm{S}$ pin.

In master mode, the internal PWM generator frequency is programmed through the $I^{2} \mathrm{C}$ interface (registers FPWM). The default programmed value set the number of 25 kHz clocks $(40 \mu \mathrm{~s})$ in one PWM cycle. The 18-bit resolution allows minimum PWM frequencies of 100 Hz to be programmed. The resulting frequency is output on the CK pin.

## PWM Frequency

Eqn. 2

$$
\text { PWMFrequency }[\mathrm{Hz}]=\frac{19.2 \mathrm{Mhz}}{\text { FPWM[RegisterValue }]}
$$

In slave mode, the CK pin acts as an input. The internal digital PLL uses this frequency as the PWM frequency. By setting one device as master, and connecting the CK output to the input on a number of slave configured devices, all PWM frequencies are synchronized together.

The duty cycle of the PWM waveform in both master and slave modes is set using a second register on the $I^{2} \mathrm{C}$ interface (register DPWM), and can be controlled from 100\% duty cycle to $1 / 256$ Tpwm $=0.39 \%$. Zero percent of duty cycle is achieved by turning LED Drivers off (register CHENx = Oh) or pulling PWM pin low.

An external PWM can also be used. The PWM input is 'AND'ed with the internal signal. By setting the serial interface to $100 \%$ duty cycle (default), the external pin has full control
of the PWM duty cycle. This pin can also be used to modulate the LED at a lower frequency than the PWM dimming frequency (Minimum pulse width $=150 \mathrm{~ns}$ ).

A pulsed mode can also be programmed using the $I^{2} \mathrm{C}$ interface (STROBE bit $=1$ ). In this mode, each rising edge of the PWM signal turns on the next channel, while turning off all other channels. The duration that the channel is illuminated is set by the duty cycle of the PWM input pin. This can be used to scan the output channels.

## FAIL PIN

If an LED fails open, the voltage at the LED channel will be pulled to GND and the LED string open is detected. An error is registered for that channel, the fail output is set high, and that channel is turned off. The malfunction channel can be reenabled by $I^{2} \mathrm{C}$ commands, first clearing the fail (CLRFAIL bit $=1$ ), removing the failure and then re-enabling the channel driver (Register CHEN). All fails are cleared when the device is powered up.

If the fail pin cannot be cleared by software then it indicates that the failure is because of an over-current in the Boost. Since this is a critical failure the only way to clear it is by releasing the part from the over-current condition and then shutdown the part (refer to Table 4).

If $I^{2} \mathrm{C}$ communication is not present, FAIL condition should be reset by removing the failure and re-enabling the device through the EN pin.

## OPTICAL AND TEMPERATURE CONTROL LOOP

The 34844 supports both optical and temperature loop control.

For temperature loop control, the LED brightness can be adjusted depending on the temperature of the LEDs.

For optical loop control, the 34844 supports both optical closed loop backlight control, where the brightness of the backlight is maintained at a required level by adjusting the light output, until the desired level is achieved, or with ambient light control, where the backlight brightness increases as ambient light increases.

Both temperature and optical loops are supported through the PIN and NIN pins. Each pin supports a 0-2.048V input range which affects the current through the LEDs. The PIN pin increases current as the voltage rises from 0-2.048V. The NIN pin reduces current as the voltage rises from 0-2.048V.

A 10.2 k resistor or higher value must be used at the ISET pin if the part is configured to use PIN+NIN control loop functionality, the 50 mA maximum current is achieved at the higher allowed level of PIN/NIN pins, ensuring the maximum current of the LED Drivers are not exceeded.

The optical and temperature control loop can be disabled by $I^{2} \mathrm{C}$ setting bits (PINEN \& NINEN), or by tying PIN and NIN pins high ( $>2.2 \mathrm{~V}$ ) it is called Vset mode, and the LED Driver maximum current is set to 50 mA by using a 5.1 k resistor at the ISET pin.

## Current on LED Channel (PIN mode)

Current[A] $=\frac{(\text { VPIN } \times \text { ICH[RegisterValue] })}{\text { RSET[ohms] }}$
Current on LED Channel (NIN mode)
Current $[\mathrm{A}]=\frac{(2.048-\mathrm{VNIN}) \times \mathrm{ICH}[\text { RegisterValue }]}{\text { RSET[ohms] }}$

Current on LED Channel (PIN+NIN mode)

Current[A] $=\frac{(2.048-\text { VNIN }+ \text { VPIN }) \times \text { ICH[RegisterValue] }}{\text { RSET[ohms] }}$

## LED FAILURE PROTECTION

## Open LED Protection

If LED fails open in any of the LED strings, the voltage in that channel will be pulled close to zero, which will cause the channel to be disabled. As a result, the boost output voltage will go to the OVP level and then come down to the regulation level to continue powering the rest of the LED strings.

## Short LED Protection

If an LED shorted in any of the LED strings, the device will continue to operate without interruption. However, if the shorted LED happens to be in the LED string with the highest forward voltage, the DHC circuit will automatically regulate the output voltage with respect to the new highest LED voltage. If more LEDs are shorted in the same LED string, it may cause excessive power dissipation in the channel which may cause the OTT circuit to trip which will completely shutdown the device.

## OVER-TEMPERATURE PROTECTION

The 34844 has an on-chip temperature sensor that measures die temperature. If the IC temperature exceeds the OTT threshold, the IC will turn off all power sources inside the IC (LED drivers, boost and internal regulators) until the temperature falls below the falling OTT threshold. Once it comes back on, it will operate with the default configuration (please refer to Table 6).

## SERIAL INTERFACE CONTROL

The 34844 uses an $\mathrm{I}^{2} \mathrm{C}$ interface capable of operating in standard ( 100 kHz ) or fast ( 400 kHz ) modes.

The AO/SEN pin can be used an address select pin to allow more than 2 devices in the system. The A0/SEN pin should be held low on all chips expect the one to be addressed, where it is taken HIGH.

## FUNCTIONAL DEVICE OPERATION

## OPERATIONAL MODES

## NORMAL MODE

In normal operation the 34844 is programed via $\mathrm{I}^{2} \mathrm{C}$ to drive up to 50 mA of current through each one of the LED channels. The 34844 can be configured in master or slave mode as set by the M/~S pin.

In Master mode, the internal PWM generator frequency is programmed through the $I^{2} \mathrm{C}$ interface. The programmed value sets the number of 25 kHz clocks $(40 \mu \mathrm{~s})$ in one PWM cycle. The 18-bit resolution allows minimum PWM frequencies of 100 Hz to be programmed. The resulting frequency is output on the CK pin.

In slave mode, the CK pin acts as an input. The internal digital PLL uses this frequency as the PWM frequency.

By setting one device as a master, and connecting the CK output to the input on a number of slave configured devices, all PWM frequencies are synchronized together. For this application A0/SEN pin indicates which device is enable for $1^{2} \mathrm{C}$ control.

In Slave mode, an internal phase lock loop will lock the internal PWM generator period to the period of the signal present at the CK pin. The PLL can lock to any frequency from 100 Hz to 25 KHz provided the jitter is below 1000 ppm . At frequencies above 1 KHz , the PLL will maintain lock regardless of the transient power conditions imposed by the user (i.e. going from $0 \%$ duty cycle to $100 \%$ at 20 W LED display power). Below 1 kHz , thermal time constants on the die are such that the PLL may momentarily lose lock if the die temperature changes substantially during a large load power step. As explained below, this anomaly can be avoided by controlling the rate of change in PWM duty cycle.

To better understand this issue, consider that the on chip PLL uses a VCO that is subject to thermal drift on the order of $1000 \mathrm{ppm} / \mathrm{C}$. Further consider that the thermal time constant of the chip is on the order of single digit milliseconds. Therefore, if a large power load step is imposed by the user (i.e. going from $0 \%$ duty cycle to $100 \%$ duty cycle with a load power of 20W), the die will experience a large temperature wave gradient that will propagate across the chip surface and thereby affect the instantaneous frequency of the VCO. As long as such changes are within the bandwidth of the PLL, the PLL will be able to track and maintain lock. Exceeding this rate of change may cause the PLL to lose lock and the backlight will momentarily be blanked until lock is reacquired.

At 100 Hz lock, the PLL has a bandwidth of approximately 10 Hz . This means that temperature changes on the order of 100 ms are tolerable without losing lock. But full load power changes on the order of 10 ms (i.e. 100 Hz PWM) are not tracked out and the PLL can momentarily lose lock. If this happens, as stated above, the LED drivers are momentarily disabled until lock is reacquired. This will be manifested as a
perceivable short flash on the backlight immediately after the load change.

To avoid this problem, one can simply limit large instantaneous changes in die temperature by invoking only small power steps when raising or lowering the display power at low PWM frequencies. For example, to maintain lock while transitioning from $0 \%$ to $100 \%$ duty cycle at 20W load power and a PWM frequency of 100 Hz would entail stepping the power at a rate not to exceed $1 \%$ per 10 ms . If a load of less than 20 W is used, then the rate of rise can be increased. As the locked PWM frequency increases (i.e. use 600 Hz instead of 100 Hz ), the step rate can be further increased to approximately $4 \%$ per 2 ms . The exact step rate to avoid loss of PLL lock is a function of essentially three things: (a) the composite thermal resistance of the user's PCB assembly, (b) the load power, and (c) the PWM frequency. For all cases below 1 KHz , simply using a rate of $1 \%$ duty cycle change per PWM period will be adequate. If this is too slow, the value can be optimized experimentally once the hardware design is complete. At PWM rates above 1 KHz , it is not necessary to control the rate of change in PWM duty cycle.

It is important to point out that when operating in the master mode, one does not need to concern themselves with loss of lock since the reference clock and the VCO clock are collocated on the die and therefore experience the same thermal shift. Hence, in master mode, once lock is initially acquired, it is not lost and no blanking of the display occurs.

The duty cycle of the PWM in both master and slave mode is set using a second register on the $\mathrm{I}^{2} \mathrm{C}$ interface.

An external PWM signal can also be applied in the PWM pin. This pin is AND'ed with the internal signal, giving the ability to control the duty cycle either via $\mathrm{I}^{2} \mathrm{C}$ or externally by setting any of the 2 signals to $100 \%$ duty cycle.

## STROBE MODE

A strobe mode can be programmed via $I^{2} C$.
In this mode, each rising edge of the PWM signal turns on the next channel, while turning off all other channels. The duration that the channel is illuminated is set by the duty cycle of the PWM input pin.

This mode can be also programmed by controlling the ON and OFF state of each LED channel via $I^{2} \mathrm{C}$.

## MANUAL MODE

The 34844 can also be used in Manual mode without using the $I^{2} \mathrm{C}$ interface. By setting the pin $\mathrm{M} / \sim \mathrm{S}$ High, the LED dimming will be controlled by the external PWM signal. The over-voltage protection limit can be settled by a resistor divider on AO/SEN pin.

During manual mode, all internal Registers are in Default Configuration, please refer Table 6, under this configuration
the PIN and NIN pins are enabled to scale the current capability per string and may be disable by setting 2.2 V in the corresponding terminal.

Also in this mode, the device can be enabled as follows:

+ EN pin + PWM signal (Two Signals): In this configuration the PWM signal applied to PWM pin will be in charge of controlling the LED dimming and a second signal will enable or disable the chip through the EN pin. Figure 17
+ PWM Signal tied to SDA pin (Just ONE signal): In this configuration the PWM pin should be tied to SDA pin. The PWM signal applied to PWM pin will be in charge of
controlling LED dimming and enable the device every time the PWM is active. For this configuration EN pin should be LOW.


## POWER DOWN MODE

If the input voltage falls below the UVLO threshold, the device enters automatically into power down mode. The device operates only when the EN pin is high, or the EN bit in Register 2 is set high. When in power down, the supply current is reduced below $2 \mu \mathrm{~A}$ when there is no $I^{2} \mathrm{C}$ activity, and it rises up when $I^{2} \mathrm{C}$ interface is enabled.

## LOGIC COMMANDS AND REGISTERS

Table 5. Write Registers

| REG / DB | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00 | OVP3 | OVP2 | OVP1 | OVP0 |  | NINEN | PINEN | EN |
| 01 |  |  |  |  |  |  | CLRI2C | SETI2C |
| 04 |  |  | FPWM5 | FPWM4 | FPWM3 | FPWM2 | FPWM1 | FPWM0 |
| 05 |  |  | FPWM11 | FPWM10 | FPWM9 | FPWM8 | FPWM7 | FPWM6 |
| 06 |  |  | FPWM17 | FPWM16 | FPWM15 | FPWM14 | FPWM13 | FPWM12 |
| 07 | DPWM7 | DPWM6 | DPWM5 | DPWM4 | DPWM3 | DPWM2 | DPWM1 | DPWM0 |
| 08 |  |  |  | CHEN4 | CHEN3 | CHEN2 | CHEN1 | CHEN0 |
| 09 | STRB | CLRFAIL | ALL_OFF | CHEN9 | CHEN8 | CHEN7 | CHEN6 | CHEN5 |
| $14 ~$ |  |  |  |  |  |  | BST1 | BST0 |
| F0 | ICH0_7 | ICH0_6 | ICH0_5 | ICH0_4 | ICH0_3 | ICH0_2 | ICH0_1 | ICH0_0 |
| F1 | ICH1_7 | ICH1_6 | ICH1_5 | ICH1_4 | ICH1_3 | ICH1_2 | ICH1_1 | ICH1_0 |
| F2 | ICH2_7 | ICH2_6 | ICH2_5 | ICH2_4 | ICH2_3 | ICH2_2 | ICH2_1 | ICH2_0 |
| F3 | ICH3_7 | ICH3_6 | ICH3_5 | ICH3_4 | ICHG_3 | ICH3_2 | ICH3_1 | ICH3_0 |
| F4 | ICH4_7 | ICH4_6 | ICH4_5 | ICH4_4 | ICH4_3 | ICH4_2 | ICH4_1 | ICH4_0 |
| F5 | ICH5_7 | ICH5_6 | ICH5_5 | ICH5_4 | ICH5_3 | ICH5_2 | ICH5_1 | ICH5_0 |
| F6 | ICH6_7 | ICH6_6 | ICH6_5 | ICH6_4 | ICH6_3 | ICH6_2 | ICH6_1 | ICH6_0 |
| F7 | ICH7_7 | ICH7_6 | ICH7_5 | ICH7_4 | ICH7_3 | ICH7_2 | ICH7_1 | ICH7_0 |
| F8 | ICH8_7 | ICH8_6 | ICH8_5 | ICH8_4 | ICH8_3 | ICH8_2 | ICH8_1 | ICH8_0 |
| F9 | ICH9_7 | ICH9_6 | ICH9_5 | ICH9_4 | ICH9_3 | ICH9_2 | ICH9_1 | ICH9_0 |
| FA | ICHG_7 | ICHG_6 | ICHG_5 | ICHG_4 | ICHG_3 | ICHG_2 | ICHG_1 | ICHG_0 |

Table 6. Register Description

| REGISTER NAME | DEFAULT VALUE <br> (HEX) | DESCRIPTION |
| :---: | :---: | :--- |
| EN | 1 | Chip Enable by software. This signal is 'OR'ed with external EN ( $0=$ off, 1 =on) |
| PINEN | 1 | PIN pin enable ( $0=$ off, 1 =on) |
| NINEN | 1 | NIN pin enable ( $0=$ off, 1 =on) |
| OVP[3:0] | F | OVP voltage |
| SETI2C | 0 | SET I² communication (Disable SM-Bus Mode) |
| CLRI2C | 0 | Clear set IC |
| FPWM[17:0] | 300 | PWM Frequency |
| DPWM[7:0] | FF | PWM Duty Cycle (FFh =100\%) |
| CHEN[9:0] | $3 F F$ | Channel Enable (0=off, 1=on) |
| ALL_OFF | 0 | All 10 channels OFF at the same. In order to reactivate channels this bit should be clear. |
| CLRFAIL | 0 | Clear fail if channels are re-enable. |
| STRB | 0 | Strobe MODE (0=Parallel, 1=Strobe) |
| BST[1:0] | 2 | Boost Frequency (150,300,600,1200 kHz) [0h=150Hz] |
| ICH\#[7:0] | FF | Channel Current Program (FFh = Maximum Current) |
| ICHG[7:0] | FF | Global Current Program |

Table 7. Over Voltage Protection

| REGISTER (HEX) | OVP VALUE (VOLTS) |
| :---: | :---: |
| 2 | 11 |
| 3 | 15 |
| 4 | 19 |
| 5 | 23 |
| 6 | 27 |
| 7 | 31 |
| 8 | 35 |
| 9 | 39 |
| A | 43 |
| B | 47 |
| C | 51 |
| D | 55 |
| E | 59 |
| F | 62 |
|  |  |

## TYPICAL PERFORMANCE CURVES (TA=25 ${ }^{\circ} \mathrm{C}$ )



Figure 5. Boost efficiency vs Input Voltage


Figure 6. Line Regulation, Vin Changing


Figure 7. PWM Dimming Linearity


Figure 8. Bias Current vs Input Voltage (Operational Mode)


Figure 9. Bias Current vs Input Voltage (Sleep Mode)


Figure 10. Boost Soft Start


Figure 11. Typical Operation Waveforms for FPWM=600Hz, 40\% Duty


Figure 12. Typical Operation Waveforms for $F P W M=600 \mathrm{~Hz}, 100 \%$ Duty


Figure 13. Low Duty Dimming Operation Waveforms (FPWM=20KHz, 2LSB)


Figure 14. Low Duty Dimming Operation Waveforms (FPWM=20KHz, 1LSB)

## TYPICAL APPLICATIONS



Figure 15. Manual Mode (Single Wire Control)


Figure 16. Manual Mode (Two Wire Control)


Figure 17. SM-Bus Mode

## TYPICAL APPLICATIONS



Figure 18. Master - Slave Connection

## COMPONENTS CALCULATION

The following formulas are intended for the calculation of all external components related with the Boost converter and Network compensation.

In order to calculate a Duty Cycle, the internal losses of the MOSFET and Diode should be taken into consideration.

$$
D=\frac{\text { Vout }+V_{D}-V_{\text {in }}}{\text { Vout }+V_{D}-V_{S W}}
$$

The average input current depends directly to the output current when the internal switch is off.

$$
\operatorname{Iin}_{\mathrm{avg}}=\frac{\text { Iout }}{1-\mathrm{D}}
$$

## Inductor

For calculating the Inductor we should consider the losses of the internal switch and winding resistance of the inductor.

$$
\mathrm{L}=\frac{\left(\mathrm{Vin}-\mathrm{V}_{\mathrm{SW}}-\left(\mathrm{Iin}_{\mathrm{avg}} \times \mathrm{rw}\right)\right) \times \mathrm{D}}{\operatorname{Iin}_{\mathrm{avg}} \times \mathrm{r} \times \mathrm{F}_{\mathrm{SW}}}
$$

It is important to look for an inductor rated at least for the maximum input current.

$$
\operatorname{Iin}_{\max }=\operatorname{Iin}_{\mathrm{avg}}+\frac{\mathrm{Vin} \times(\text { Vout }- \text { Vin })}{2 \times \mathrm{L} \times \mathrm{F}_{\mathrm{SW}} \times \text { Vout }}
$$

## Input Capacitor

The input capacitor should handle at least the following RMS current.

$$
\operatorname{Irms}_{\mathrm{Cin}}=\left(\frac{\mathrm{Vin} \times(\text { Vout }- \text { Vin })}{2 \times \mathrm{L} \times \mathrm{F}_{\text {SW }} \times \text { Vout }}\right) \times 0.3
$$

## Output Capacitor

For the output capacitor selection the internal current sense gain (CSG) and the Transconductance should be taken in consideration.

The CSG is the internal $\mathrm{R}_{\text {Sense }}$ times the current sense amplifier gain ( $\mathrm{A}_{\text {CSA }}$ ).

$$
\mathrm{CSG}=\mathrm{A}_{\mathrm{CSA}} \times \mathrm{R}_{\text {Sense }}
$$

$$
\text { Cout }=\frac{\mathrm{R}_{\text {Comp }} \times 5 \times \mathrm{G}_{\mathrm{M}} \times \text { Iout } \times \mathrm{L}}{(1-\mathrm{D}) \times \text { Vout } \times \mathrm{CSG}}
$$

The output voltage ripple ( $\Delta$ Vout) depends on the ESR of the Output capacitor, for a low output voltage ripple it is recommended to use Ceramic capacitors that usually have very low ESR. Since ceramic capacitor are expensive, Electrolytic or Tantalum capacitors can be mixed with ceramic capacitors to have a cheaper solution.

$$
\mathrm{ESR}_{\text {Cout }}=\frac{\text { Vout } \times \Delta \text { Vout } \times \mathrm{F}_{\text {SW }} \times \mathrm{L}}{\text { Vout } \times(1-\mathrm{D})}
$$

The output capacitor should handle at least the following RMS current.

$$
\text { Irms }_{\text {Cout }}=\text { Iout } \times \sqrt{\frac{D}{1-D}}
$$

## Network Compensation

Since this Boost converter is current controlled, Type II compensation is needed.

I order to calculate the Network Compensation, first we need to calculate all Boost Converter components.

For this type of compensations we need to push out the Right Half Plane Zero to higher frequencies where it can't affect the overall loop significantly.

$$
\mathrm{f}_{\mathrm{RHPZ}}=\frac{\text { Vout } \times(1-\mathrm{D})^{2}}{\text { Iout } \times 2 \times \pi \times \mathrm{L}}
$$

The Crossover frequency must be set much lower than the location of the Right half plane zero

$$
\mathrm{f}_{\text {Cross }}=\frac{\mathrm{f}_{\mathrm{RHPZ}}}{5}
$$

Since our system has a fixed Slope compensation set by $\mathrm{R}_{\text {SLOPE }}, \mathrm{R}_{\text {Comp }}$ should be fixed for all configurations.

$$
\mathrm{R}_{\text {Comp }}=5.6 \mathrm{Kohm}
$$

$\mathrm{C}_{\text {Comp1 }}$ and $\mathrm{C}_{\mathrm{Comp2}}$ should be calculated as follows:

$$
\mathrm{C}_{\text {Comp1 }}=\frac{2}{\mathrm{f}_{\text {Cross }} \times \mathrm{R}_{\text {Comp }} \times \pi \times 2}
$$

$$
\mathrm{C}_{\mathrm{Comp} 2}=\frac{\mathrm{G}_{\mathrm{M}}}{6.28 \times \mathrm{F}_{\mathrm{SW}}}
$$

## Slope Compensation

Slope Compensation can be expressed either in terms of Ampers/Second or as Volts/Second, through the use of the transfer resistance.

The following formula express the Slope Compensation in terms of $\mathrm{V} / \mu \mathrm{s}$ :

$$
\mathrm{V}_{\text {SLOPE }}=\frac{(\text { Vout }-\mathrm{Vin}) \times \mathrm{CSG}}{\mathrm{~L} \times 2}
$$

Where " $L$ " is in $\mu \mathrm{H}$
In order to have this slope compensation, the following resistor should be set.

$$
\mathrm{R}_{\mathrm{SLOPE}}=\frac{33 \times 10^{3}}{\mathrm{~V}_{\mathrm{SLOPE}}}
$$

```
Variable Definition
D= Boost Duty Cycle
Vout= Output Voltage
V
Vin= Input Voltage
V
\DeltaVout= Output Voltage Ripple Ratio
lin
lout= Output Current
lin
r= Output Current Ripple Ratio
Irms
Irms cout= RMS current for Output Capacitor
L= Inductor
rw= Inductor winding DC Resistance
FSW}=\mathrm{ Boost Switching Frequency
CSG= Current Sense Gain = 0.2 V/A
ACSA}=\mathrm{ Current Sense Amplifier Gain = 9
R
Cout= Output Capacitor
R
GM}= OTA Transconductance
ESR
f
f
C
C
V SLOPE= Slope Compensation (V/\mus)
RSLOPE}=\mathrm{ External Resistor for Slope Compensation
```


## LAYOUT GUIDELINES

## RECOMMENDED STACK-UP

The following table shows the recommended layer stackup for the signals to have good shielding and Thermal Dissipation.

Table 8. Layer Stacking Recommendations

|  | Stack-Up |
| :--- | :---: |
| Layer 1 (Top) | Signal |
| Layer 2 (Inner 1) | Ground |
| Layer 3(Inner 2) | Signal |
| Layer 4 (Bottom) | Ground |

## DECOUPLING CAPS

It is recommended to place decoupling caps of 100pf at the beginning and at the end of any power signal traces to filter high frequency noise.

Decoupling caps of 100pf should be also placed at the end of any long trace to cancel antenna effects on it.

These caps should be located as closed as possible to the point to be decoupled and the connection to GND should be as short as possible.

## SM-BUSII2C COMMUNICATION AND CLOCK SIGNALS (SDA, SCK AND CK)

To avoid contamination of these signals by nearby high power or high frequency signals, it is a good practice to shield them with ground planes placed on adjacent layers. Make sure the ground plane is uniform through the whole signal trace length.


Figure 19. Recommended shielding for critical signals.
These signals shall not run parallel to power signals or other clock signals in the same routing layer. If they have to cross or to be routed close to a power signal, it is a good practice to trace them perpendicularly or at $45^{\circ}$ on a different layer to avoid coupling noise.

## SWITCHING NODE (SWA \& SWB)

The components associated to this node must be placed as close as possible to each other to keep the switching loop small enough so that it does not contaminate other signals. However, care must be taken to ensure the copper traces used to connect these components together on this node are capable to handle the necessary current and voltage.
As a reference, a 10 mils trace with a thickness of 1 oz of copper is capable of handling one ampere.

Traces for connecting the inductor, input and output caps should be as wide and short as possible to avoid adding inductance or resistance to the loop. The placement of these components should be selected far away from sensitive signals like compensation, feedback and internal regulators to avoid power noise coupling.

## COMPENSATION COMPONENTS

Components related with COMP pin need to be placed as close as possibThe trace of the feedback signal (VOUT) should be routed perpendicularly or at $45^{\circ}$ on a different layer to avoid coupling noise, preferably between ground or power planes.

## FEEDBACK SIGNAL

The trace of the feedback signal (VOUT) should be routed perpendicularly or at $45^{\circ}$ on a different layer to avoid coupling noise, preferably between ground or power planes.


Figure 20. Feedback Signal Tracing

## PACKAGING

## PACKAGE DIMENSIONS

For the most current package revision, visit www.freescale.com and perform a keyword search using the " 98 A " listed below.




| © FREESCALE SEMICONDUCTOR, INC ALL RIGHTS RESERVED. | MECHANICAL OUTLINE |  | PRINT VERSION NOT TO SCALE |  |
| :---: | :---: | :---: | :---: | :---: |
| TITLE: THERMALLY ENHANCED QUAD <br> FLAT NON-LEADED PACKAGE (QFN) <br> 32 TERMINAL, 0.50 PITCH ( $5 \times 5 \times 1$ ) $3.5 \times 3.5 \mathrm{EP}$, CASE OUTLINE |  | DOCUMENT NO: 98ASA10800D |  | REV: 0 <br> 29 AUG 2007 |
|  |  | CASE NUMBER: 1972-01 |  |  |
|  |  | STANDARD: NON-JEDEC |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. RADIUS ON TERMINAL IS OPTIONAL.
4. COPLANARITY APPLIES TO LEADS, AND DIE ATTACH PAD.
5. MINIMUM METAL GAP SHOULD BE 0.2 MM .

| © FREESCALE SEMICONDUCTOR, INC. <br> ALL RIGHTS RESERVED. | MECHANICAL OUTLINE |  | PRINT VERSION NOT TO SCALE |  |
| :---: | :---: | :---: | :---: | :---: |
| TITLE: THERMALLY ENHANCED QUAD <br> FLAT NON-LEADED PACKAGE (QFN) <br> 32 TERMINAL, 0.50 PITCH ( $5 \times 5 \times 1$ ) <br> $3.5 \times 3.5 \mathrm{EP}$, CASE OUTLINE |  | DOCUMENT | 98ASA10800D | REV: 0 |
|  |  | CASE NUMB | 1972-01 | 29 AUG 2007 |
|  |  | STANDARD: NON-JEDEC |  |  |

## REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES |
| :---: | :--- | :--- |
| 3.0 | $11 / 2008$ | $\cdot$ Initial Release |

## How to Reach Us:

## Home Page:

www.freescale.com
Web Support:
http://www.freescale.com/support

## USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15 F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\text {TM }}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.


[^0]:    * This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

