


7 x 5 x 1.8mm SMD VCXO



- LVPECL Output
- Supply Voltage 3.3 VDC
- Phase jitter 2.35ps typical
- Pull range from ±30ppm to ±150ppm

DESCRIPTION

GPW576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package. Typical phase jitter for GPW series VCXOs is 2.35ps. Output is LVPECL. Applications include phase lock loop, SONET/ATM, set-top boxes, MPEG, audio/video modulation, video game consoles and HDTV.

SPECIFICATION

JE LCII ICATION		
Frequency Range:	750.0kHz to 800.0MHz	
Supply Voltage:	3.3 VDC ±5%	
Output Logic:	LVPECL	
RMS Period Jitter:	4.3ps typical	
Peak to Peak Jitter:	27.0ps typical	
Phase Jitter:	2.35ps typical	
Initial Frequency Accuracy:	Tune to the nominal frequency with Vc= 1.65 ±0.2VDC	
Output Voltage HIGH (1):	Vdd-1.025V minimum Vdd-0.880V maximum	
Output Voltage LOW (0):	Vdd-1.810V minimum Vdd-1.620V maximum ($RL=50\Omega$ to $Vdd-2V$)	
Pulling Range:	From ±30ppm to ±150ppm	
Control Voltage Range:	1.65 ±0.35 Volts	
Temperature Stability:	See table	
Output Load:	50Ω into Vdd or Thevenin equiv.	
Rise/Fall Times:	0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd	
Duty Cycle:	50% ±5%	
	(Measured at Vdd-1.3V)	
Start-up Time:	10ms maximum, 5ms typical	
Current Consumption:	75mA maximum at 212.5MHz 80mA maximum at 622.08MHz	
Static Discharge Protection:	2kV maximum	
Storage Temperature:	-55° to +150°C	
Ageing:	±2ppm per year maximum	
Enable/Disable:	See table	
RoHS Status:	Fully compliant	

FREQUENCY STABILITY


Stability Code	Stability ±ppm	Temp. Range
Α	25	0°∼+70°C
В	50	0°∼+70°C
С	100	0°∼+70°C
D	25	-40°~+85°C
E	50	-40°~+85°C
F	100	-40°~+85°C

If non-standard frequency stability is required Use 'I' followed by stability, i.e. 120 for ±20ppm


ENABLE/DISABLE FUNCTION

Tristate Pad Status	Output Status
Not connected	LVPECL and Complimentary LVPECL enabled
	Both outputs are disabled (high impedance)
(Ref. to ground)	
	Both outputs are enabled
(Ref. to ground)	





OUTLINE & DIMENSIONS



PART NUMBERING

