

# 11.4 x 9.6 x 2.5mm SMD VCXO





- Frequency range 60MHz to 240MHz
- LVPECL Output
- Supply Voltage 3.3 VDC
- Phase jitter 0.2ps typical
- Pull range from ±30ppm to ±150ppm


#### **DESCRIPTION**

GPA62 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package. Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL. Applications include phase lock loop, SONET/ATM, set-top boxes, MPEG, audio/video modulation, video game consoles and HDTV.

#### SPECIFICATION

SPECIFICATION		
Frequency Range:	60.0MHz to 240.0MHz	
Supply Voltage:	3.3 VDC ±5%	
Output Logic:	LVPECL	
RMS Period Jitter		
60.0MHz ~ 120MHz: 120MHz ~ 240MHz:	2.5ps typical 4.7ps typical	
Peak to Peak Jitter		
60.0MHz ~ 120MHz:	17.5ps typical	
120MHz ~ 240MHz:	24.5ps typical	
Phase Jitter:	0.2ps typical	
Initial Frequency Accuracy:	Tune to the nominal frequency with Vc= 1.65 ±0.2VDC	
Output Voltage HIGH (1):	Vdd-1.025V minimum Vdd-0.880V maximum	
Output Voltage LOW (0):	Vdd-1.810V minimum Vdd-1.620V maximum (RL=50Ωto Vdd-2V)	
Pulling Range:	From ±30ppm to ±150ppm	
Control Voltage Range:	1.65 ±0.35 Volts	
Temperature Stability:	See table	
Output Load:	50Ω into Vdd or Thevenin equiv.	
Rise/Fall Times:	0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd	
Duty Cycle:	50% ±5% (Measured at Vdd-1.3V)	
Start-up Time:	10ms maximum, 5ms typical	
Current Consumption:	75mA maximum at 212.5MHz 80mA maximum at 622.08MHz	
Static Discharge Protection:	2kV maximum	
Storage Temperature:	-55° to +150°C	
Ageing:	±2ppm per year maximum	
Enable/Disable:	See table	

#### **OUTLINE & DIMENSIONS**



## FREQUENCY STABILITY

**RoHS Status:** 

Stability Code	Stability ±ppm	Temp. Range
Α	25	0°∼+70°C
В	50	0°∼+70°C
С	100	0°∼+70°C
D	25	-40°~+85°C
E	50	-40°~+85°C
F	100	-40°∼+85°C
If non-standard frequency stability is required		

Fully compliant or non-compliant

If non-standard frequency stability is required Use 'I' followed by stability, i.e. I20 for ±20ppm

# **ENABLE/DISABLE FUNCTION**

NABLE/DISABLE FUNCTION		
	Tristate Pad Status	Output Status
		LVPECL and Complimentary LVPECL enabled Both outputs are disabled (high impedance)
	Above 0.7Vdd (Ref. to ground)	Both outputs are enabled

### PART NUMBERING

