





Power Booster Amplifier



FEATURES

- WIDE SUPPLY RANGE ±30V to ±100V
- HIGH OUTPUT CURRENT Up to 2A Continuous
- VOLTAGE AND CURRENT GAIN
- HIGH SLEW RATE 50V/µs Minimum
- PROGRAMMABLE OUTPUT CURRENT LIMIT
- HIGH POWER BANDWIDTH 160 kHz Minimum
- LOW QUIESCENT CURRENT 12mA Typical

APPLICATIONS

- HIGH VOLTAGE INSTRUMENTATION
- Electrostatic TRANSDUCERS & DEFLECTION
- Programmable Power Supplies Up to 180V p-p

DESCRIPTION

The PB50 is a high voltage, high current amplifier designed to provide voltage and current gain for a small signal, general purpose op amp. Including the power booster within the feedback loop of the driver amplifier results in a composite amplifier with the accuracy of the driver and the extended output voltage range and current capability of the booster. The PB50 can also be used without a driver in some applications, requiring only an external current limit resistor to function properly.

The output stage utilizes complementary MOSFETs, providing symmetrical output impedance and eliminating secondary breakdown limitations imposed by Bipolar Junction Transistors. Internal feedback and gainset resistors are provided for a pin-strappable gain of 3. Additional gain can be achieved with a single external resistor. Compensation is not required for most driver/gain configurations, but can be accomplished with a single external capacitor. Although the booster can be configured quite simply, enormous flexibility is provided through the choice of driver amplifier, current limit, supply voltage, voltage gain, and compensation.

This hybrid circuit utilizes a beryllia (BeO) substrate, thick film resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is electrically isolated and hermetically sealed using one-shot resistance welding. The use of compressible isolation washers voids the warranty.

TYPICAL APPLICATION





Figure 1. Inverting composite amplifier.




8-PIN TO-3
PACKAGE STYLE CE

EQUIVALENT SCHEMATIC



EXTERNAL CONNECTIONS









ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, $+V_S$ to $-V_S$ 200V OUTPUT CURRENT, within SOA 2A POWER DISSIPATION, internal at T_C = 25°C1 35W INPUT VOLTAGE, referred to common ±15V TEMPERATURE, pin solder—10 sec max 300°C TEMPERATURE, junction¹ 150°C

TEMPERATURE, storage -65 to +150°C OPERATING TEMPERATURE RANGE, case -55 to +125°C

SPECIFICATIONS

PARAMETER	RAMETER TEST CONDITIONS ²		TYP	MAX	UNITS	
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature INPUT IMPEDANCE, DC INPUT CAPACITANCE CLOSED LOOP GAIN RANGE GAIN ACCURACY, internal Rg, Rf GAIN ACCURACY, external Rf PHASE SHIFT	Full temperature range $A_{v}=3$ $A_{v}=10$ $F=10kHz,AV_{CL}=10,C_{C}=22pF$ $F=200kHz,AV_{CL}=10,C_{C}=22pF$	25 3	±.75 -4.5 50 3 10 ±10 ±15 10	±1.75 -7 25 ±15 ±25	V mV/°C kΩ pF V/V %	
OUTPUT VOLTAGE SWING VOLTAGE SWING VOLTAGE SWING CURRENT, continuous SLEW RATE CAPACITIVE LOAD SETTLING TIME to .1% POWER BANDWIDTH SMALL SIGNAL BANDWIDTH SMALL SIGNAL BANDWIDTH	$\label{eq:local_state} \begin{split} &\text{Io} = 2\text{A} \\ &\text{Io} = 1\text{A} \\ &\text{Io} = .1\text{A} \\ \end{split}$ Full temperature range Full temperature range $R_L = 100\Omega$, 2V step $V_C = 100\text{Vpp}$ $C_C = 22\text{pF}$, $A_V = 25$, $VCC = \pm 100$ $C_C = 22\text{pF}$, $A_V = 3$, $VCC = \pm 30$	V _s -11 V _s -10 V _s -8 2 50	$V_s -9$ $V_s -7$ $V_s -5$ 100 2200 2 320 100 1		V V V A V/µs pF µs kHz kHz MHz	
POWER SUPPLY VOLTAGE, ±V _s ³ CURRENT, quiescent	Full temperature range $V_S = \pm 30$ $V_S = \pm 60$ $V_S = \pm 100$	±30 ⁵	±60 9 12 17	±100 12 18 25	V mA mA mA	
THERMAL RESISTANCE, AC junction to case ⁴ RESISTANCE, DC junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temp. range, F > 60Hz Full temp. range, F < 60Hz Full temperature range Meets full range specifications	-25	1.8 3.2 30 25	2.0 3.5 85	°C/W °C/W °C/W °C	

- NOTES: 1. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF (Mean Time to Failure).
 - 2. The power supply voltage specified under typical (TYP) applies, $T_c = 25^{\circ}C$ unless otherwise noted. 3. $+V_s$ and $-V_s$ denote the positive and negative supply rail respectively.

 - 4. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.
 5. +V_s must be at least 15V above COM, -V_s must be at least 30V below COM.

CAUTION


The PB50 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.



Product Innova tion From





PB50U 3






GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.Cirrus.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex Precision Power's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CURRENT LIMIT

For proper operation, the current limit resistor ($R_{\rm CL}$) must be connected as shown in the external connection diagram. The minimum value is 0.27Ω with a maximum practical value of 47Ω . For optimum reliability the resistor value should be set as high as possible. The value is calculated as follows: $+I_L=.65/R_{\rm CL}+.010$, $-I_L=.65/R_{\rm CL}$.



SAFE OPERATING AREA (SOA)

NOTE: The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

COMPOSITE AMPLIFIER CONSIDERATIONS

Cascading two amplifiers within a feedback loop has many advantages, but also requires careful consideration of several amplifier and system parameters. The most important of these are gain, stability, slew rate, and output swing of the driver. Operating the booster amplifier in higher gains results in a higher slew rate and lower output swing requirement for the driver, but makes stability more difficult to achieve.

GAIN SET

$$R_{G} = [(Av-1) \cdot 3.1K] - 6.2K$$

$$Av = \frac{R_{G} + 6.2K}{3.1K} + 1$$

The booster's closed-loop gain is given by the equation above. The composite amplifier's closed loop gain is determined by the feedback network, that is: -Rf/Ri (inverting) or 1+Rf/Ri (non-inverting). The driver amplifier's "effective gain" is equal to the composite gain divided by the booster gain.

Example: Inverting configuration (figure 1) with

R i = 2K, R f = 60K, R g = 0 :
Av (booster) =
$$(6.2K/3.1K) + 1 = 3$$

Av (composite) = $60K/2K = -30$
Av (driver) = $-30/3 = -10$

STABILITY

Stability can be maximized by observing the following guidelines:

- 1. Operate the booster in the lowest practical gain.
- Operate the driver amplifier in the highest practical effective gain.
- 3. Keep gain-bandwidth product of the driver lower than the closed loop bandwidth of the booster.
- 4. Minimize phase shift within the loop.

A good compromise for (1) and (2) is to set booster gain from 3 to 10 with total (composite) gain at least a factor of 3 times booster gain. Guideline (3) implies compensating the driver as required in low composite gain configurations. Phase shift within the loop (4) is minimized through use of booster and loop compensation capacitors Cc and Cf when required. Typical values are 5pF to 33pF.

Stability is the most difficult to achieve in a configuration where driver effective gain is unity (ie; total gain = booster gain). For this situation, Table 1 gives compensation values for optimum square wave response with the op amp drivers listed.

DRIVER	Ссн	C _F	C _c	FPBW	SR			
OP07		22p	22p	4kHz	1.5			
741	-	18p	10p	20kHz	7			
LF155	-	4.7p	10p	60kHz	>60			
LF156	-	4.7p	10p	80kHz	>60			
TL070	22p	15p	10p	80kHz	>60			
For: $R_F = 33K$, $R_I = 3.3K$, $R_G = 22K$								

Table 1:

Typical values for case where op amp effective gain = 1.




Figure 2. Non-inverting composite amplifier.

SLEW RATE

The slew rate of the composite amplifier is equal to the slew rate of the driver times the booster gain, with a maximum value equal to the booster slew rate.

OUTPUT SWING

The maximum output voltage swing required from the driver op amp is equal to the maximum output swing from the booster divided by the booster gain. The Vos of the booster must also be supplied by the driver, and should be subtracted from the available swing range of the driver. Note also that effects of Vos drift and booster gain accuracy should be considered when calculating maximum available driver swing.

4 PB50U





CONTACTING CIRRUS LOGIC SUPPORT

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@cirrus.com.

International customers can also request support by contacting their local Cirrus Logic Sales Representative. To find the one nearest to you, go to www.cirrus.com

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

PB50U 5