

## 9-Input 3-Output Stereo Audio Selector

### ■ GENERAL DESCRIPTION

The **NJW1111** is a 9-input 3-output stereo audio selector. It includes three independent 9input-1output stereo audio selectors and adjustable gain buffers.

The **NJW1111** performs superior audio characteristics such as low distortion, low output noise and low crosstalk.

All of internal status and variables are controlled by three-wired serial bus. Selectable two Chip address is available for using two chips on same serial bus line. It is suitable for AV amplifier and receiver system and others.

### ■ PACKAGE OUTLINE




**NJW1111V**


### ■ FEATURES

- Operating Voltage  $\pm 4.5$  to  $\pm 7.5$ V
- 9-Input, 3-Output Stereo Audio Selector
- Operating Current 8mA typ.
- Low Distortion 0.0007% typ.
- Low Output Noise -116dBV typ.
- Low Crosstalk 110dB typ.
- Channel Separation 110dB typ.
- Variable Gain Buffer 0, 3 to 8dB/0.5dB step
- 3-Wired Serial Control
- Bi-CMOS Technology
- Package Outline SSOP32

### ■ BLOCK DIAGRAM



## ■PIN CONFIGURATION



| No. | Symbol | Function        | No. | Symbol | Function                      |
|-----|--------|-----------------|-----|--------|-------------------------------|
| 1   | InA1   | Ach Input 1     | 17  | V-     | V- Power Supply Terminal      |
| 2   | InA2   | Ach Input 2     | 18  | V+     | V+ Power Supply Terminal      |
| 3   | InA3   | Ach Input 3     | 19  | ADR    | Chip address setting terminal |
| 4   | InA4   | Ach Input 4     | 20  | OutB3  | Bch Output 3                  |
| 5   | InA5   | Ach Input 5     | 21  | OutB2  | Bch Output 2                  |
| 6   | InA6   | Ach Input 6     | 22  | OutB1  | Bch Output 1                  |
| 7   | InA7   | Ach Input 7     | 23  | GND    | Ground Terminal               |
| 8   | InA8   | Ach Input 8     | 24  | InB9   | Bch Input 9                   |
| 9   | InA9   | Ach Input 9     | 25  | InB8   | Bch Input 8                   |
| 10  | GND    | Ground Terminal | 26  | InB7   | Bch Input 7                   |
| 11  | OutA1  | Ach Output 1    | 27  | InB6   | Bch Input 6                   |
| 12  | OutA2  | Ach Output 2    | 28  | InB5   | Bch Input 5                   |
| 13  | OutA3  | Ach Output 3    | 29  | InB4   | Bch Input 4                   |
| 14  | LATCH  | LATCH           | 30  | InB3   | Bch Input 3                   |
| 15  | DATA   | DATA            | 31  | InB2   | Bch Input 2                   |
| 16  | CLOCK  | CLOCK           | 32  | InB1   | Bch Input 1                   |

## ■ ABSOLUTE MAXIMUM RATING (Ta=25°C)

| PARAMETER                   | SYMBOL          | RATING                                                                                              | UNIT |
|-----------------------------|-----------------|-----------------------------------------------------------------------------------------------------|------|
| Power Supply Voltage        | V <sup>+</sup>  | +8/-8                                                                                               | V    |
| Maximum Input Voltage       | V <sub>IM</sub> | V <sup>+</sup> /V <sup>-</sup>                                                                      | V    |
| Power Dissipation           | P <sub>D</sub>  | 800<br><small>NOTE: EIA/JEDEC STANDARD Test board (76.2x114.3x1.6mm, 2layer, FR-4) mounting</small> | mW   |
| Operating Temperature Range | Topr            | -40 to +85                                                                                          | °C   |
| Storage Temperature Range   | Tstg            | -40 to +125                                                                                         | °C   |

## ■ RECOMMENDED OPERATING CONDITIONS (Ta=25°C)

| PARAMETER         | SYMBOL                         | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|-------------------|--------------------------------|----------------|------|------|------|------|
| Operating Voltage | V <sup>+</sup> /V <sup>-</sup> | -              | ±4.5 | ±7.0 | ±7.5 | V    |

## ■ ELECTRICAL CHARACTERISTICS

### ◆ Power Supply (Ta=25°C, V<sup>+</sup>/V<sup>-</sup>=±7V)

| PARAMETER        | SYMBOL          | TEST CONDITION             | MIN. | TYP. | MAX. | UNIT |
|------------------|-----------------|----------------------------|------|------|------|------|
| Supply Current 1 | I <sub>CC</sub> | V <sup>+</sup> , No Signal | 4.0  | 8.0  | 12.0 | mA   |
| Supply Current 2 | I <sub>EE</sub> | V <sup>-</sup> No Signal   | 4.0  | 8.0  | 12.0 | mA   |

### ◆ AC CHARACTERISTICS (Ta=25°C, V<sup>+</sup>/V<sup>-</sup>=±7V, V<sub>IN</sub>=1Vrms, f=1kHz, R<sub>L</sub>=47kΩ)

| PARAMETER                   | SYMBOL          | TEST CONDITION                            | MIN.          | TYP.          | MAX.          | UNIT           |
|-----------------------------|-----------------|-------------------------------------------|---------------|---------------|---------------|----------------|
| Maximum Output Voltage      | V <sub>OM</sub> | THD=1%                                    | 10.6<br>(3.4) | 12.9<br>(4.4) | -             | dBV<br>(Vrms)  |
| Voltage Gain 1              | G <sub>V1</sub> | -                                         | -0.5          | 0             | 0.5           | dB             |
| Voltage Gain 2              | G <sub>V2</sub> | V <sub>IN</sub> =200mVrms, Gain=6dB       | 5.0           | 6.0           | 7.0           |                |
| Total Harmonic Distortion 1 | THD1            | BW=400Hz-30kHz                            | -             | 0.0007        | 0.02          | %              |
| Total Harmonic Distortion 2 | THD2            | V <sub>in</sub> =2Vrms,<br>BW=400Hz-30kHz | -             | 0.001         | -             |                |
| Total Harmonic Distortion 3 | THD3            | f=10kHz, BW=400Hz-30kHz                   | -             | 0.001         | -             |                |
| Mute Level                  | A <sub>TT</sub> | Selector=Mute, A-weighted                 | -             | -110          | -             | dB             |
| Output Noise                | V <sub>NO</sub> | Rg=0Ω, A-Weighted                         | -             | -116<br>(1.6) | -106<br>(5.0) | dBV<br>(μVrms) |
| Cross Talk 1                | CT1             | Rg=0Ω, A-Weighted                         | -             | -110          | -             | dB             |
| Cross Talk 2                | CT2             | Rg=0Ω, f=20kHz                            | -             | -96           | -             |                |
| Channel Separation 1        | CS1             | Rg=0Ω, A-Weighted                         | -             | -110          | -90           | dB             |
| Channel Separation 2        | CS2             | Rg=0Ω, f=20kHz                            | -             | -96           | -             |                |

BW: Band Width


### ◆ Logic Control Characteristics (Ta=25°C, V<sup>+</sup>/V<sup>-</sup>=±7V)

| PARAMETER                | SYMBOL            | TEST CONDITION | MIN. | TYP. | MAX.           | UNIT |
|--------------------------|-------------------|----------------|------|------|----------------|------|
| High Level Input Voltage | V <sub>ADRH</sub> | ADR Terminal   | 2.5  | -    | V <sup>+</sup> | V    |
| Low Level Input Voltage  | V <sub>ADRL</sub> | ADR Terminal   | 0    | -    | 1.5            |      |

■ TERMINAL DESCRIPTION

| PIN NO.              | SYMBOL                        | FUNCTION                                                | EQUIVALENT CIRCUIT | TERMINAL DC VOLTAGE |
|----------------------|-------------------------------|---------------------------------------------------------|--------------------|---------------------|
| 1 to 9<br>32 to 24   | InA1 to 9<br>InB1 to 9        | Ach Input 1 to 9<br>Bch Input 1 to 9                    |                    | 0V                  |
| 11 to 13<br>22 to 20 | OutA1 to 3<br>OutB1 to 3      | Ach Output 1 to 3<br>Bch Output 1 to 3                  |                    | 0V                  |
| 17,18                | V-,V+                         | V-,V+ Power Supply Terminal                             |                    | V-,V+               |
| 10<br>23             | GND                           | Ground Terminal                                         |                    | 0V                  |
| 14<br>15<br>16<br>19 | LATCH<br>DATA<br>CLOCK<br>ADR | LATCH<br>DATA<br>CLOCK<br>Chip address setting terminal |                    | 0V                  |

## ■ CONTROL DATA FORMAT



| SYMBOL | PARAMETER                | MIN | TYP | MAX | UNIT |
|--------|--------------------------|-----|-----|-----|------|
| t1     | CLOCK Clock Width        | 4   | -   | -   | μs   |
| t2     | CLOCK Pulse Width (High) | 2   | -   | -   | μs   |
| t3     | CLOCK Pulse Width (Low)  | 2   | -   | -   | μs   |
| t4     | LATCH Rise Hold Time     | 4   | -   | -   | μs   |
| t5     | DATA Setup Time          | 1.6 | -   | -   | μs   |
| t6     | DATA Hold Time           | 1.6 | -   | -   | μs   |
| t7     | CLOCK Setup Time         | 1.6 | -   | -   | μs   |
| t8     | LATCH High Pulse Width   | 1.6 | -   | -   | μs   |

## ■ CONTROL DATA

NJW1111 control data is constructed with 16bits.

MSB

| D15          | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7             | D6 | D5 | D4 | D3           | D2 | D1 | D0 |
|--------------|-----|-----|-----|-----|-----|----|----|----------------|----|----|----|--------------|----|----|----|
| Setting DATA |     |     |     |     |     |    |    | Select Address |    |    |    | Chip Address |    |    |    |

MSB

| D15   | D14 | D13 | D12 | D11       | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------|-----|-----|-----|-----------|-----|----|----|----|----|----|----|----|----|----|----|
| Gain1 |     |     |     | Selector1 |     |    |    | 0  | 0  | 0  | 0  | *  | *  | *  | *  |
| Gain2 |     |     |     | Selector2 |     |    |    | 0  | 0  | 0  | 1  | *  | *  | *  | *  |
| Gain3 |     |     |     | Selector3 |     |    |    | 0  | 0  | 1  | 0  | *  | *  | *  | *  |

\* Chip address is set by chip address select terminal (ADR) status.

| Chip address select<br>terminal | Chip Address |    |    |    |
|---------------------------------|--------------|----|----|----|
|                                 | D3           | D2 | D1 | D0 |
| Low                             | 1            | 0  | 1  | 0  |
| High                            | 1            | 0  | 1  | 1  |

## ■ INITIAL CONDITION

MSB

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | *  | *  | *  | *  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 1  | *  | *  | *  | *  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 1  | 0  | *  | *  | *  | *  |

\* Chip address is set by chip address select terminal (ADR) status.

## ■ CONTROL DATA

| D15   | D14 | D13 | D12 | D11       | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------|-----|-----|-----|-----------|-----|----|----|----|----|----|----|----|----|----|----|
| Gain1 |     |     |     | Selector1 |     |    |    | 0  | 0  | 0  | 0  | *  | *  | *  | *  |
| Gain2 |     |     |     | Selector2 |     |    |    | 0  | 0  | 0  | 1  | *  | *  | *  | *  |
| Gain3 |     |     |     | Selector3 |     |    |    | 0  | 0  | 1  | 0  | *  | *  | *  | *  |


### a)Gain

| DATA |     |     |     | Setting |
|------|-----|-----|-----|---------|
| D15  | D14 | D13 | D12 |         |
| 0    | 0   | 0   | 0   | 0dB     |
| 0    | 0   | 0   | 1   | +3.0 dB |
| 0    | 0   | 1   | 0   | +3.5 dB |
| 0    | 0   | 1   | 1   | +4.0 dB |
| 0    | 1   | 0   | 0   | +4.5 dB |
| 0    | 1   | 0   | 1   | +5.0 dB |
| 0    | 1   | 1   | 0   | +5.5 dB |
| 0    | 1   | 1   | 1   | +6.0 dB |
| 1    | 0   | 0   | 0   | +6.5 dB |
| 1    | 0   | 0   | 1   | +7.0 dB |
| 1    | 0   | 1   | 0   | +7.5 dB |
| 1    | 0   | 1   | 1   | +8.0 dB |







### b)Input Selector

| DATA |     |    |    | Setting             |
|------|-----|----|----|---------------------|
| D11  | D10 | D9 | D8 |                     |
| 0    | 0   | 0  | 0  | Mute <sup>(*)</sup> |
| 0    | 0   | 0  | 1  | InA1/B1             |
| 0    | 0   | 1  | 0  | InA2/B2             |
| 0    | 0   | 1  | 1  | InA3/B3             |
| 0    | 1   | 0  | 0  | InA4/B4             |
| 0    | 1   | 0  | 1  | InA5/B5             |
| 0    | 1   | 1  | 0  | InA6/B6             |
| 0    | 1   | 1  | 1  | InA7/B7             |
| 1    | 0   | 0  | 0  | InA8/B8             |
| 1    | 0   | 0  | 1  | InA9/B9             |







## APPLICATION CIRCUIT



## TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS



[CAUTION]  
The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.