





## Dual LVTTL/LVCMOS to Differential HSTL Translator

FEATURES:	DESCRIPTION:
<ul style="list-style-type: none"> <li>Patented Technology</li> <li>HSTL differential outputs</li> <li>LVTTL/LVCMOS to Differential HSTL Translator</li> <li>Operating frequency up to 1.65GHz with 5pf load</li> <li>Operating frequency up to 500MHz with 15pf load</li> <li>Very low output pin to pin skew &lt; 100ps</li> <li>Propagation delay &lt; 1.4ns max with 15pf load</li> <li>1.65V to 3.6V power supply</li> <li>Industrial temperature range: -40°C to 85°C</li> <li>Available in 8-pin SOIC package</li> <li>Available in 8-pin TSSOP package</li> </ul>	<p>Potato Semiconductor's PO100HSTL22A is designed for world top performance using submicron CMOS technology to achieve 1.65GHz HSTL output frequency with less than 1.4ns propagation delay.</p> <p>The PO100HSTL22A is a low-skew, LVTTL/LVCMOS to Differential HSTL Translator. The small outline 8 pin package and the low skew design to make it ideal for applications which require the translation of a clock or a data signal.</p>

### Pin Configuration



### Logic Block Diagram



### Pin Description

PIN	FUNCTION
Qn, Qn-bar	HSTL Differential Outputs
D0, D1	LVTTL/LVCMOS Inputs
V <sub>CC</sub>	Positive Supply
GND	Ground

## Dual LVTTL/LVCMOS to Differential HSTL Translator

### Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 85	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to +5.5	V
Output Voltage	-0.5 to Vcc+0.5	V

#### Note:

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

### DC Electrical Characteristics

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
<b>V<sub>OH</sub></b>	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -12mA	<b>2.4</b>	<b>3</b>	-	V
<b>V<sub>OL</sub></b>	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	<b>0.3</b>	<b>0.5</b>	V
<b>V<sub>IH</sub></b>	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	<b>2</b>	-	Vcc	V
<b>V<sub>IL</sub></b>	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	<b>-0.5</b>	-	<b>0.8</b>	V
<b>I<sub>IH</sub></b>	Input High current	Vcc = 3.6V and Vin = 5.5V	-	-	<b>1</b>	uA
<b>I<sub>IL</sub></b>	Input Low current	Vcc = 3.6V and Vin = 0V	-	-	<b>-1</b>	uA
<b>V<sub>IK</sub></b>	Clamp diode voltage	Vcc = Min. And IIN = -18mA	-	<b>-0.7</b>	<b>-1.2</b>	V

#### Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, 25 °C ambient.
3. This parameter is guaranteed but not tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
5. VoH = Vcc – 0.6V at rated current



## Dual LVTTL/LVCMOS to Differential HSTL Translator

### Power Supply Characteristics

Symbol	Description	Test Conditions (1)	Min	Typ	Max	Unit
<b>I<sub>CCQ</sub></b>	Quiescent Power Supply Current	V <sub>CC</sub> =Max, V <sub>IN</sub> =V <sub>CC</sub> or GND	-	<b>0.1</b>	<b>30</b>	<b>uA</b>

**Notes:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 3.3V, 25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.


### Switching Characteristics

Symbol	Description	Test Conditions (1)	Typ	Max	Unit
<b>t<sub>PD</sub></b>	Propagation Delay D to Output pair	CL = 15pF		<b>1.4</b>	<b>ns</b>
<b>tr/tf</b>	Rise/Fall Time	0.8V – 2.0V		<b>0.8</b>	<b>ns</b>
<b>tsk(o)</b>	Output Pin to Pin Skew (Same Package)	CL = 15pF, 125MHz		<b>100</b>	<b>ps</b>
<b>tsk(pp)</b>	Output Skew (Different Package)	CL = 15pF, 125MHz		<b>250</b>	<b>ps</b>
<b>tJITTER</b>	Random Clock Jitter (RMS)	CL = 15pF, 125MHz	<b>1.6</b>		<b>ps</b>
<b>f<sub>max</sub></b>	Input Frequency	CL = 15pF		<b>500</b>	<b>MHz</b>
<b>f<sub>max</sub></b>	Input Frequency	CL = 5pF		<b>1.65</b>	<b>GHz</b>

**Notes:**

- See test circuits and waveforms.
- t<sub>pLH</sub>, t<sub>pHL</sub>, t<sub>sk(p)</sub>, and t<sub>sk(o)</sub> are production tested. All other parameters guaranteed but not production tested.
- Airflow of 1m/s is recommended for frequencies above 133MHz

### Test Circuit







## Dual LVTT/LVCMOS to Differential HSTL Translator

### Test Waveforms


**FIGURE 1.**  
**LVTT/LVCMOS INPUT WAVEFORM DEFINITION**



**FIGURE 2.**  
**HSTL OUTPUT**




**FIGURE 3.**  
**Propagation Delay, Output pulse skew, and output-to-output skew for D to output pair**




# Dual LVTTL/LVCMOS to Differential HSTL Translator

# Packaging Mechanical Drawing: 8 pin SOIC



# Packaging Mechanical Drawing: 8 pin TSSOP





PotatoSemi

www.potatosemi.com

PO100HSTL22A

02/13/07

## Dual LVTTL/LVCMOS to Differential HSTL Translator

### Ordering Information

Ordering Code	Package			Top-Marking	TA
PO100HSTL22ASU	8 pin SOIC	Tube	Pb-free & Green	PO100HSTL22AS	-40°C to 85°C
PO100HSTL22ASR	8 pin SOIC	Tape and reel	Pb-free & Green	PO100HSTL22AS	-40°C to 85°C
PO100HSTL22ATU	8 pin TSSOP	Tube	Pb-free & Green	PO100HSTL22TS	-40°C to 85°C
PO100HSTL22ATR	8 pin TSSOP	Tape and reel	Pb-free & Green	PO100HSTL22TS	-40°C to 85°C