

MPC5553 Microcontroller Data Sheet

by: Microcontroller Division

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5553 microcontroller device. For functional characteristics, refer to the MPC5553/MPC5554 *Microcontroller Reference Manual*.

1 Overview

The MPC5553 microcontroller (MCU) is a member of the MPC5500 family of microcontrollers based on the PowerPC™ Book E architecture. This family of parts contains many new features coupled with high performance CMOS technology to provide substantial reduction of cost per feature and significant performance improvement over the MPC500 family.

The host processor core of this device is compatible with the PowerPC Book E architecture. It is 100% user mode compatible (with floating point library) with the classic PowerPC instruction set. The Book E architecture has enhancements that improve the PowerPC architecture's fit in embedded applications. This core also has additional instructions, including digital signal processing (DSP) instructions, beyond the classic

Contents

1	Overview	1
2	Ordering Information	3
3	Electrical Characteristics	4
3.1	Maximum Ratings	4
3.2	Thermal Characteristics	5
3.3	Package	8
3.4	EMI (Electromagnetic Interference) Characteristics	9
3.5	ESD Characteristics	9
3.6	VRC/POR Electrical Specifications	10
3.7	Power Up/Down Sequencing	11
3.8	DC Electrical Specifications	13
3.9	Oscillator & FMPLL Electrical Characteristics	19
3.10	eQADC Electrical Characteristics	20
3.11	H7Fa Flash Memory Electrical Characteristics	21
3.12	AC Specifications	23
3.13	AC Timing	25
3.14	Fast Ethernet AC Timing Specifications	45
4	Mechanicals	49
4.1	Pinouts	49
4.2	Package Dimensions	55
5	Revision History	58

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2006. All rights reserved.



• Preliminary—Subject to Change Without Notice

PowerPC instruction set. This family of parts contains many new features coupled with high performance CMOS technology to provide significant performance improvement over the MPC565.

The MPC5553 of the MPC5500 family has two levels of memory hierarchy. The fastest accesses are to the 8-kilobyte unified cache. The next level in the hierarchy contains the 64-kilobyte on-chip internal SRAM and 1.5 Mbyte internal Flash memory. Both the internal SRAM and the Flash memory can hold instructions and data. The external bus interface has been designed to support most of the standard memories used with the MPC5xx family.

The complex I/O timer functions of the MPC5500 family are performed by an enhanced time processor unit engine (eTPU). The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over the TPU by providing 24-bit timers, double action hardware channels, variable number of parameters per channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU can be programmed using a high-level programming language.


The less complex timer functions of the MPC5500 family are performed by the enhanced modular input/output system (eMIOS). The eMIOS' 24 hardware channels are capable of single action, double action, pulse width modulation (PWM), and modulus counter operation. Motor control capabilities include edge-aligned and center-aligned PWM.

Off-chip communication is performed by a suite of serial protocols including controller area networks (FlexCANs), enhanced deserial/serial peripheral interfaces (DSPI), and enhanced serial communications interfaces (eSCIs). The DSPIs support pin reduction through hardware serialization and deserialization of timer channels and general-purpose input/output (GPIO) signals.

The MCU of the MPC5553 has an on-chip 40-channel enhanced queued dual analog-to-digital converter (eQADC).

The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration and general-purpose input and output (GPIO) are controlled from the SIU. External interrupts and reset control are also found in the SIU. The internal multiplexer submodule (SIU_DISR) provides multiplexing of eQADC trigger sources, daisy chaining the DSPIs and external interrupt signal multiplexing.

2 Ordering Information



Temperature Range

M = -40° C to 125° C
A = -55° C to 125° C

Package Identifier

ZP = 416PBGA SnPb
VR = 416PBGA Pb-free
VF = 208MAPBGA SnPb
VM = 208MAPBGA Pb-free
ZQ = 324PBGA SnPb
VZ = 324PBGA Pb-free

Operating Frequency

80 = 80MHz
112 = 112MHz
132 = 132MHz

Tape and Reel Status

R2 = Tape and Reel
(blank) = Trays

Qualification Status

P = Pre Qualification
M = Full Spec Qualified

Note: Not all options are available on all devices. Refer to [Table 1](#).

Figure 1. MPC5500 Family Part Number Example

Table 1. Orderable Part Numbers

Freescall Part Number	Description	Speed (MHz)	Max Speed ¹ (MHz) (f _{MAX})	Temperature
MPC5553MVR132	MPC5553 Lead free 416 package	132	132	-40° C to 125° C
MPC5553MZR132	MPC5553 Lead 416 package	132	132	-40° C to 125° C
MPC5553MVZ132	MPC5553 Lead free 324 package	132	132	-40° C to 125° C
MPC5553MZQ132	MPC5553 Lead 324 package	132	132	-40° C to 125° C
MPC5553MVF132	MPC5553 Lead 208 package	132	132	-40° C to 125° C
MPC5553MVM132	MPC5553 Lead free 208 package	132	132	-40° C to 125° C
MPC5553MVR112	MPC5553 Lead free 416 package	112	114	-40° C to 125° C
MPC5553MZR112	MPC5553 Lead 416 package	112	114	-40° C to 125° C
MPC5553MVZ112	MPC5553 Lead free 324 package	112	114	-40° C to 125° C
MPC5553MZQ112	MPC5553 Lead 324 package	112	114	-40° C to 125° C
MPC5553MVF112	MPC5553 Lead 208 package	112	114	-40° C to 125° C
MPC5553MVM112	MPC5553 Lead free 208 package	112	114	-40° C to 125° C
MPC5553MVR80	MPC5553 Lead free 416 package	80	82	-40° C to 125° C
MPC5553MZR80	MPC5553 Lead 416 package	80	82	-40° C to 125° C
MPC5553MVZ80	MPC5553 Lead free 324 package	80	82	-40° C to 125° C
MPC5553MZQ80	MPC5553 Lead 324 package	80	82	-40° C to 125° C

Table 1. Orderable Part Numbers (continued)

MPC5553MVF80	MPC5553 Lead 208 package	80	82	-40° C to 125° C
MPC5553MVM80	MPC5553 Lead free 208 package	80	82	-40° C to 125° C

¹ Speed is the nominal maximum frequency. Max Speed is the maximum speed allowed including any frequency modulation. 80-MHz parts allow for 80 MHz + 2% modulation. However, 132-MHz allows only 128 MHz + 2% FM.

3 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

3.1 Maximum Ratings

Table 2. Absolute Maximum Ratings¹

Num	Characteristic	Symbol	Min	Max ²	Unit
1	1.5V Core Supply Voltage ³	V _{DD}	-0.3	1.7	V
2	Flash Program/Erase Voltage	V _{PP}	-0.3	6.5	V
3	Flash Core Voltage	V _{DDF}	-0.3	1.7	V
4	Flash Read Voltage	V _{FLASH}	-0.3	4.6	V
5	SRAM Standby Voltage	V _{STBY}	-0.3	1.7	V
6	Clock Synthesizer Voltage	V _{DDSYN}	-0.3	4.6	V
7	3.3V I/O Buffer Voltage	V _{DD33}	-0.3	4.6	V
8	Voltage Regulator Control Input Voltage	V _{RC33}	-0.3	4.6	V
9	Analog Supply Voltage (reference to V _{SSA})	V _{DDA}	-0.3	5.5	V
10	I/O Supply Voltage (Fast I/O Pads) ⁴	V _{DDE}	-0.3	4.6	V
11	I/O Supply Voltage (Slow/Medium I/O Pads) ⁴	V _{DDEH}	-0.3	6.5	V
12	DC Input Voltage ⁵ V _{DDEH} powered I/O Pads, except eTPUB15 and SINB (DSPI_B_SIN) V _{DDEH} powered I/O Pads (eTPUB15 and SINB) V _{DDE} powered I/O Pads	V _{IN}	-1.0 ⁶ -0.3 ⁷ -1.0 ⁶	6.5 ⁸ 6.5 ⁸ 4.6 ⁹	V
13	Analog Reference High Voltage (reference to V _{RL})	V _{RH}	-0.3	5.5	V
14	V _{SS} Differential Voltage	V _{SS} - V _{SSA}	-0.1	0.1	V
15	V _{DD} Differential Voltage	V _{DD} - V _{DDA}	-V _{DDA}	V _{DD}	V
16	V _{REF} Differential Voltage	V _{RH} - V _{RL}	-0.3	5.5	V
17	V _{RH} to V _{DDA} Differential Voltage	V _{RH} - V _{DDA}	-5.5	5.5	V
18	V _{RL} to V _{SSA} Differential Voltage	V _{RL} - V _{SSA}	-0.3	0.3	V
19	V _{DDEH} to V _{DDA} Differential Voltage	V _{DDEH} - V _{DDA}	-V _{DDA}	V _{DDEH}	V
20	V _{DDF} to V _{DD} Differential Voltage	V _{DDF} - V _{DD}	-0.3	0.3	V
21	This spec has been moved to Table 9, spec 43a.				
22	V _{SSSYN} to V _{SS} Differential Voltage	V _{SSSYN} - V _{SS}	-0.1	0.1	V

Table 2. Absolute Maximum Ratings¹ (continued)

Num	Characteristic	Symbol	Min	Max ²	Unit
23	V_{RCVSS} to V_{SS} Differential Voltage	$V_{RCVSS} - V_{SS}$	-0.1	0.1	V
24	Maximum DC Digital Input Current ¹⁰ (per pin, applies to all digital pins) ⁵	I_{MAXD}	-2	2	mA
25	Maximum DC Analog Input Current ¹¹ (per pin, applies to all analog pins)	I_{MAXA}	-3	3	mA
26	Maximum Operating Temperature Range ¹² — Die Junction Temperature	T_J	-40.0	150.0	°C
27	Storage Temperature Range	T_{STG}	-55.0	150.0	°C
28	Maximum Solder Temperature ¹³	T_{SDR}	—	260.0	°C
29	Moisture Sensitivity Level ¹⁴	MSL	—	3	

¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

² Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.

³ 1.5V +/- 10% for proper operation. This parameter is specified at a maximum junction temperature of 150°C.

⁴ All functional non-supply I/O pins are clamped to VSS and VDDE or VDDEH.

⁵ AC signal over and undershoot of the input voltages of up to +/- 2.0 volts is permitted for a cumulative duration of 60 hours over the complete lifetime of the device (injection current does not need to be limited for this duration).

⁶ Internal structures will hold the voltage above -1.0 volt if the injection current limit of 1 mA is met.

⁷ Internal structures will not clamp to a safe voltage. External protection must be used to ensure that voltage on the pin stays above -0.3 volts.

⁸ Internal structures hold the input voltage below this maximum voltage on all pads powered by VDDEH supplies, if the maximum injection current specification is met (1 mA for all pins) and VDDEH is within Operating Voltage specifications.

⁹ Internal structures hold the input voltage below this maximum voltage on all pads powered by VDDE supplies, if the maximum injection current specification is met (1 mA for all pins) and VDDE is within Operating Voltage specifications.

¹⁰ Total injection current for all pins (including both digital and analog) must not exceed 25mA.

¹¹ Total injection current for all analog input pins must not exceed 15mA.

¹² Lifetime operation at these specification limits is not guaranteed.

¹³ Solder profile per CDF-AEC-Q100.

¹⁴ Moisture sensitivity per JEDEC test method A112.

3.2 Thermal Characteristics

Table 3. Thermal Characteristics

Num	Characteristic	Symbol	Unit	Value		
				208 MAPBGA	324 PBGA	416 PBGA
1	Junction to Ambient ^{1, 2} Natural Convection (Single layer board)	$R_{\theta JA}$	°C/W	41	30	29
2	Junction to Ambient ^{1, 3} Natural Convection (Four layer board 2s2p)	$R_{\theta JA}$	°C/W	25	21	21

Table 3. Thermal Characteristics (continued)

Num	Characteristic	Symbol	Unit	Value		
				208 MAPBGA	324 PBGA	416 PBGA
3	Junction to Ambient ^{1, 3} (@ 200 ft./min., Single layer board)	$R_{\theta JA}$	°C/W	33	24	23
4	Junction to Ambient ^{1, 3} (@ 200 ft./min., Four layer board 2s2p)	$R_{\theta JA}$	°C/W	22	17	18
5	Junction to Board ⁴ (Four layer board 2s2p)	$R_{\theta JB}$	°C/W	15	12	13
6	Junction to Case ⁵	$R_{\theta JC}$	°C/W	7	8	9
7	Junction to Package Top ⁶ Natural Convection	Ψ_{JT}	°C/W	2	2	2

¹ Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

3.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The supplied thermal resistances are provided based on JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined on the single-layer (1s) board and on the four-layer board with two signal layers and a power and a ground plane (2s2p) clearly demonstrate that the effective thermal resistance of the component is not a constant. It depends on the construction of the application board (number of planes), the effective size of the board which cools the component, how well the component is thermally and electrically connected to the planes, and the power being dissipated by adjacent components.

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal

performance. When the clearance between through vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the application board has one oz (35 micron nominal thickness) internal planes, the components are well separated, and the overall power dissipation on the board is less than 0.02 W/cm^2 .

The thermal performance of any component depends strongly on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

T_J = junction temperature ($^{\circ}\text{C}$)

T_B = board temperature at the package perimeter ($^{\circ}\text{C/W}$)

$R_{\theta JB}$ = junction to board thermal resistance ($^{\circ}\text{C/W}$) per JESD51-8

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition, with the component soldered to a board with internal planes.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction to ambient thermal resistance ($^{\circ}\text{C/W}$)

$R_{\theta JC}$ = junction to case thermal resistance ($^{\circ}\text{C/W}$)

$R_{\theta CA}$ = case to ambient thermal resistance ($^{\circ}\text{C/W}$)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance. The junction to case covers the situation where a heat sink will be used or where a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted

to the printed circuit board. This model can be used for either hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

T_T = thermocouple temperature on top of the package ($^{\circ}\text{C}$)

Ψ_{JT} = thermal characterization parameter ($^{\circ}\text{C}/\text{W}$)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International
805 East Middlefield Rd
Mountain View, CA 94043
(415) 964-5111

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at <http://www.jedec.org>.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.3 Package

The MPC5553 is available in packaged form. Package options are listed in [Section 2, "Ordering Information."](#)

Refer to [Section 4, "Mechanicals,"](#) for pinouts and package drawings.

3.4 EMI (Electromagnetic Interference) Characteristics

Table 4. EMI Testing Specifications¹

Num	Characteristic	Min. Value	Typ. Value	Max. Value	Unit
1	Scan Range	0.15	—	1000	MHz
2	Operating Frequency	—	—	132	MHz
3	V _{DD} Operating Voltages	—	1.5	—	V
4	V _{DDSYN} , V _{RC33} , V _{DD33} , V _{FLASH} , V _{DDE} Operating Voltages	—	3.3	—	V
5	V _{PP} , V _{DDEH} , V _{DDA} Operating Voltages	—	5.0	—	V
6	Maximum Amplitude	—	—	14 ² 32 ³	dBuV
7	Operating Temperature	—	—	25	°C

¹ EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03. Qualification testing is performed on the MPC5554 and applied to MPC5500 family as generic EMI performance data.

² As measured with “single-chip” EMI program.

³ As measured with “expanded” EMI program.

3.5 ESD Characteristics

Table 5. ESD Ratings^{1, 2}

Characteristic	Symbol	Value	Unit
ESD for Human Body Model (HBM)		2000	V
HBM Circuit Description	R1	1500	Ohm
	C	100	pF
ESD for Field Induced Charge Model (FDCM)		500 (all pins)	V
		750 (corner pins)	
Number of Pulses per pin:			
Positive Pulses (HBM)	—	1	—
Negative Pulses (HBM)	—	1	—
Interval of Pulses	—	1	second

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification

3.6 VRC/POR Electrical Specifications

Table 6. VRC/POR Electrical Specifications

Num	Characteristic	Symbol	Min	Max	Units
1	1.5V (VDD) POR Negated (Ramp Up) 1.5V (VDD) POR Asserted (Ramp Down)	V_POR15	1.1 1.1	1.35 1.35	V
2	3.3V (VDDSYN) POR Negated (Ramp Up) 3.3V (VDDSYN) POR Asserted (Ramp Down)	V_POR33	2.0 2.0	2.85 2.85	V
3	RESET Pin Supply (VDDEH6) POR Negated (Ramp Up) RESET Pin Supply (VDDEH6) POR Asserted (Ramp Down)	V_POR5	2.0 2.0	2.85 2.85	V
4	VRC33 voltage before regulator controller allows the pass transistor to start turning on	V_TRANS_START	1.0	2.0	V
5	VRC33 voltage when regulator controller allows the pass transistor to completely turn on ^{1, 2}	V_TRANS_ON	2.0	2.85	V
6	VRC33 voltage above which the regulator controller will keep the 1.5V supply in regulation ^{3, 4}	V_VRC33REG	3.0	—	V
7	Current which can be sourced by VRCCTL – 40C 25C 150C (Tj)	I_VRCCTL ⁵	11.0 9.0 7.5	— — —	mA mA mA
8	Voltage differential during power up that VDD33 can lag VDDSYN or VDDEH6 before VDDSYN and VDDEH6 reach V_POR33 and V_POR5 minimums respectively	VDD33_LAG	—	1.0	V
9	Absolute value of Slew Rate on power supply pins		—	50	V/ms
10	Required Gain: I _{DD} / I_VRCCTL (@v _{DD} = 1.35V, f _{sys} = 132MHz) ^{4, 6} – 40C 25C 150C (Tj)	BETA ⁷	55.0 ⁸ 58.0 ⁸ 70.0 ⁸	— — 500	— — —

¹ User must be able to supply full operating current for the 1.5V supply when the 3.3V supply reaches this range.

² Current limit may be reached during ramp up and should not be treated as short circuit current.

³ At peak current for device.

⁴ Assumes that the Freescale recommended board requirements and transistor recommendations are met. Board signal traces/routing from the VRCCTL package signal to the base of the external pass transistor and between the emitter of the pass transistor to the VDD package signals should have a maximum of 100 nH inductance and minimal resistance (<1 ohm). VRCCTL should have a nominal 1 µF phase compensation capacitor to ground. VDD should have a 20 µF (nominal) bulk capacitor (> 4 µF over all conditions, including lifetime). High frequency bypass capacitors consisting of eight 0.01 µF, two 0.1 µF, and one 1 µF capacitors should be placed around the package on the VDD supply signals.

⁵ I_VRCCTL measured at the following conditions: VDD=1.35V, VRC33=3.1V, V_VRCCTL=2.2V.

⁶ Values are based on IDD from high use applications as explained in the IDD Electrical Specification.

⁷ BETA is measured on a per part basis and is calculated as IDD / I_VRCCTL and represents the worst case external transistor BETA.

⁸ Preliminary value. Final specification pending characterization.

3.7 Power Up/Down Sequencing

Power sequencing between the 1.5-V power supply and VDDSYN or the RESET power supplies is required if the user provides an external 1.5-V power supply and ties VRC33 to ground. To avoid this power sequencing requirement, power up VRC33 within the specified operating range, even if not using the on-chip voltage regulator controller. Refer to [Section 3.7.1, “Power Up Sequence \(If VRC33 Grounded\)”](#) and [Section 3.7.2, “Power Down Sequence \(If VRC33 Grounded\).”](#)

Another power sequencing requirement is that VDD33 must be of sufficient voltage before POR negates, so that the values on certain pins are treated as 1s when POR does negate. Refer to [Section 3.7.3, “Input Value of Pins During POR Dependent on VDD33.”](#)

Although there is no power sequencing required between VRC33 and VDDSYN during power up, for the VRC stage turn-on to operate within specification, VRC33 must not lead VDDSYN by more than 600 mV or lag by more than 100 mV. Higher spikes in the emitter current of the pass transistor will occur if VRC33 leads or lags VDDSYN by more than these amounts. The value of that higher spike in current depends on the board power supply circuitry and the amount of board level capacitance.

Furthermore, when all of the PORs negate, the system clock will start to toggle, adding another large increase of the current consumption from VRC33. If VRC33 lags VDDSYN by more than 100 mV, this increased current consumption can drop VDD low enough to assert the 1.5-V POR again. Oscillations are even possible because when the 1.5-V POR asserts, the system clock stops, causing the voltage on VDD to rise until the 1.5-V POR negates again. Any oscillations stop when VRC33 is powered sufficiently.

When powering down, VRC33 and VDDSYN do not have a delta requirement to each other, because the bypass capacitors internal and external to the device are already charged.

When not powering up or down, VRC33 and VDDSYN do not have a delta requirement to each other for the VRC to operate within specification.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies depending on power. [Table 7](#) gives the pin state for the sequence cases for all pins with pad type pad_fc (fast type), and [Table 8](#) for all pins with pad type pad_mh (medium type) and pad_sh (slow type).

Table 7. Power Sequence Pin States (Fast Pads)

V _{DDE}	V _{DD33}	V _{DD}	pad_fc (Fast) Output Driver State	Comment
LOW	X	X	Low	Functional I/O pins are clamped to VSS and VDDE
VDDE	LOW	X	High	
VDDE	VDD33	LOW	High Impedance	POR asserted.
VDDE	VDD33	VDD	Functional	No POR asserted

Table 8. Power Sequence Pin States (Medium and Slow Pads)

V_{DDEH}	V_{DD}	pad_mh/pad_sh (Medium and Slow) Output Driver	Comment
LOW	X	Low	Functional I/O pins are clamped to VSS and VDDEH
VDDEH	LOW	High Impedance	POR asserted
VDDEH	VDD	Functional	No POR asserted

3.7.1 Power Up Sequence (If VRC33 Grounded)

In this case, the 1.5-V VDD supply must rise to 1.35-V before the 3.3-V VDDSYN and the RESET power supplies rises above 2.0 V. This ensures that digital logic in the PLL on the 1.5-V supply will not begin to operate below the specified operation range lower limit of 1.35 V. Since the internal 1.5-V POR is disabled, the internal 3.3-V POR or the RESET power POR must be depended on to hold the device in reset. Since they may negate as low as 2.0 V, it is necessary for VDD to be within spec before the 3.3-V POR and the RESET POR negate.




Figure 2. Power Up Sequence if VRC33 Grounded

3.7.2 Power Down Sequence (If VRC33 Grounded)

In this case, the only requirement is that if VDD falls below its operating range, VDDSYN or the RESET power must fall below 2.0 V before VDD is allowed to rise back into its operating range. This ensures that digital 1.5-V logic that is only reset by ORed_POR, which may have been affected by the 1.5V supply falling below spec, is reset properly.

3.7.3 Input Value of Pins During POR Dependent on VDD33

In order to avoid accidentally selecting the bypass clock because PLLCFG[0:1] and $\overline{RSTCFG}$ are not treated as 1s when POR negates, VDD33 must not lag VDDSYN and the RESET pin power (VDDEH6) when powering the device by more than the VDD33 lag specification in Table 6. VDD33 individually can lag either VDDSYN or the RESET pin power (VDDEH6) by more than the VDD33 lag specification. VDD33 can lag one of the VDDSYN or VDDEH6 supplies, but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification only applies during power up. VDD33 has no lead or lag requirements when powering down.

3.8 DC Electrical Specifications

Table 9. DC Electrical Specifications

Num	Characteristic	Symbol	Min	Max	Unit
1	Core Supply Voltage (average DC RMS voltage)	V_{DD}	1.35	1.65	V
2	I/O Supply Voltage (Fast I/O)	V_{DDE}	1.62	3.6	V
3	I/O Supply Voltage (Slow/Medium I/O)	V_{DDEH}	3.0	5.25	V
4	3.3V I/O Buffer Voltage	V_{DD33}	3.0	3.6	V
5	Voltage Regulator Control Input Voltage	V_{RC33}	3.0	3.6	V
6	Analog Supply Voltage ¹	V_{DDA}	4.5	5.25	V
8	Flash Programming Voltage ²	V_{PP}	4.5	5.25	V
9	Flash Read Voltage	V_{FLASH}	3.0	3.6	V
10	SRAM Standby Voltage ³	V_{STBY}	0.8	1.2	V
11	Clock Synthesizer Operating Voltage	V_{DDSYN}	3.0	3.6	V
12	Fast I/O Input High Voltage	V_{IH_F}	$0.65 * V_{DDE}$	$V_{DDE} + 0.3$	V
13	Fast I/O Input Low Voltage	V_{IL_F}	$V_{SS} - 0.3$	$0.35 * V_{DDE}$	V
14	Medium/Slow I/O Input High Voltage	V_{IH_S}	$0.65 * V_{DDEH}$	$V_{DDEH} + 0.3$	V
15	Medium/Slow I/O Input Low Voltage	V_{IL_S}	$V_{SS} - 0.3$	$0.35 * V_{DDEH}$	V
16	Fast I/O Input Hysteresis	V_{HYS_F}	$0.1 * V_{DDE}$		V
17	Medium/Slow I/O Input Hysteresis	V_{HYS_S}	$0.1 * V_{DDEH}$		V
18	Analog Input Voltage	V_{INDC}	$V_{SSA} - 0.3$	$V_{DDA} + 0.3$	V
19	Fast I/O Output High Voltage ($I_{OH_F} = -2.0mA$)	V_{OH_F}	$0.8 * V_{DDE}$	—	V
20	Slow/Medium I/O Output High Voltage ($I_{OH_S} = -2.0mA$)	V_{OH_S}	$0.8 * V_{DDEH}$	—	V
21	Fast I/O Output Low Voltage ($I_{OL_F} = 2.0mA$)	V_{OL_F}	—	$0.2 * V_{DDE}$	V
22	Slow/Medium I/O Output Low Voltage ($I_{OL_S} = 2.0mA$)	V_{OL_S}	—	$0.2 * V_{DDEH}$	V
23	Load Capacitance (Fast I/O) ⁴ DSC(SIU_PCR[8:9]) = 0b00 DSC(SIU_PCR[8:9]) = 0b01 DSC(SIU_PCR[8:9]) = 0b10 DSC(SIU_PCR[8:9]) = 0b11	C_L	— — — —	10 20 30 50	pF pF pF pF
24	Input Capacitance (Digital Pins)	C_{IN}	—	7	pF
25	Input Capacitance (Analog Pins)	C_{IN_A}	—	10	pF

Table 9. DC Electrical Specifications (continued)

Num	Characteristic	Symbol	Min	Max	Unit
26	Input Capacitance (Shared digital and analog pins AN12_MA0_SDS, AN12_MA1_SDO, AN14_MA2_SDI, and AN15_FCK)	C _{IN_M}	—	12	pF
27a	Operating Current ⁵ 1.5V Supplies @ 132MHz: VDD (including VDDF max current) ^{6, 7} @ 1.65V Typical Use VDD (including VDDF max current) ^{6, 7} @ 1.35V Typical Use VDD (including VDDF max current) ^{7, 8} @ 1.65V High Use VDD (including VDDF max current) ^{7, 8} @ 1.35V High Use	IDD IDD IDD IDD	— — — —	550 ⁹ 450 ⁹ 600 ⁹ 490 ⁹	mA mA mA mA
27b	Operating Current ⁵ 1.5V Supplies @ 114MHz: VDD (including VDDF max current) ^{6, 7} @ 1.65V Typical Use VDD (including VDDF max current) ^{6, 7} @ 1.35V Typical Use VDD (including VDDF max current) ^{7, 8} @ 1.65V High Use VDD (including VDDF max current) ^{7, 8} @ 1.35V High Use	IDD IDD IDD IDD	— — — —	460 ⁹ 380 ⁹ 520 ⁹ 420 ⁹	mA mA mA mA
27c	Operating Current ⁵ 1.5V Supplies @ 82MHz: VDD (including VDDF max current) ^{6, 7} @ 1.65V Typical Use VDD (including VDDF max current) ^{6, 7} @ 1.35V Typical Use VDD (including VDDF max current) ^{7, 8} @ 1.65V High Use VDD (including VDDF max current) ^{7, 8} @ 1.35V High Use	IDD IDD IDD IDD	— — — —	350 ⁹ 290 ⁹ 400 ⁹ 330 ⁹	mA mA mA mA
27d	IDD _{STBY} @ 25C VSTBY @ 0.8V VSTBY @ 1.0V VSTBY @ 1.2V IDD _{STBY} @ 60C VSTBY @ 0.8V VSTBY @ 1.0V VSTBY @ 1.2V IDD _{STBY} @ 150C (Tj) VSTBY @ 0.8V VSTBY @ 1.0V VSTBY @ 1.2V	IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY} IDD _{STBY}	— — — — — — — — —	20 30 50 70 100 200 1200 1500 2000	μA μA μA μA μA μA μA μA μA
28	Operating Current 3.3V Supplies @ 132MHz: VDD33 ¹⁰ VFLASH VDDSYN	IDD ₃₃ I _{VFLASH} I _{DDSYN}	— — —	2 + values derived from procedure of Footnote 10 10 15	mA mA mA

Table 9. DC Electrical Specifications (continued)

Num	Characteristic	Symbol	Min	Max	Unit
29	Operating Current 5.0V Supplies @ 132MHz (12MHz ADCLK): VDDA (VDDA0 + VDDA1) Analog Reference Supply Current (VRH, VRL) VPP	 I_{DDA} I_{REF} I_{PP}	 — — —	 20.0 1.0 25	 mA mA mA
30	Operating Current VDDE ¹¹ Supplies: VDDEH1 VDDE2 VDDE3 VDDEH4 VDDE5 VDDEH6 VDDE7 VDDEH8 VDDEH9	 I_{DD1} I_{DD2} I_{DD3} I_{DD4} I_{DD5} I_{DD6} I_{DD7} I_{DD8} I_{DD9}	 — — — — — — — — —	 See Footnote 11	 mA mA mA mA mA mA mA mA mA
31	Fast I/O Weak Pull Up Current ¹² 1.62V – 1.98V 2.25V – 2.75V 3.0V – 3.6V	I_{ACT_F}	10 20 20	110 130 170	μ A μ A μ A
	Fast I/O Weak Pull Down Current ¹² 1.62V – 1.98V 2.25V – 2.75V 3.0V – 3.6V		10 20 20	100 130 170	μ A μ A μ A
32	Slow/Medium I/O Weak Pull Up/Down Current ¹³ 3.0V – 3.6V 4.5V – 5.5V	I_{ACT_S}	10 20	150 170	μ A μ A
33	I/O Input Leakage Current ¹⁴	I_{INACT_D}	– 2.5	2.5	μ A
34	DC Injection Current (per pin)	I_{IC}	– 2.0	2.0	mA
35	Analog Input Current, Channel Off ¹⁵	I_{INACT_A}	–150	150	nA
35a	Analog Input Current, Shared Analog/Digital pins (AN12, AN13, AN14, AN15)	I_{INACT_AD}	– 2.5	2.5	μ A
36	VSS Differential Voltage ¹⁶	VSS – VSSA	– 100	100	mV
37	Analog Reference Low Voltage	VRL	VSSA – 0.1	VSSA + 0.1	V
38	VRL Differential Voltage	VRL – VSSA	–100	100	mV
39	Analog Reference High Voltage	VRH	VDDA – 0.1	VDDA + 0.1	V
40	V _{REF} Differential Voltage	VRH – VRL	4.5	5.25	V
41	VSSSYN to VSS Differential Voltage	VSSSYN – VSS	–50	50	mV
42	VRCVSS to VSS Differential Voltage	VRCVSS – VSS	–50	50	mV
43	VDDF to VDD Differential Voltage ²	VDDF – VDD	–100	100	mV

Table 9. DC Electrical Specifications (continued)

Num	Characteristic	Symbol	Min	Max	Unit
43a	VRC33 to VDDSYN Differential Voltage	$V_{RC33} - V_{DDSYN}$	-0.1	0.1 ¹⁷	V
44	Analog Input Differential Signal Range (with common mode 2.5V)	V_{IDIFF}	-2.5	2.5	V
45	Operating Temperature Range — Ambient (Packaged)	T_A (T_L to T_H)	-40.0	125.0	°C
46	Slew rate on power supply pins	—	—	50	V/ms

¹ | VDDA0–VDDA1 | must be < 0.1V

² VPP can drop to 3.0 volts during read operations.

³ During standby operation. If standby operation is not required, VSTBY can be connected to ground.

⁴ Applies to CLKOUT, external bus pins, and Nexus pins.

⁵ Maximum average RMS DC current.

⁶ Average current measured on Automotive benchmark.

⁷ Peak currents may be higher on specialized code.

⁸ High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents could be seen if an “idle” loop that crosses cache lines is run from cache. Code should be written to avoid this condition.

⁹ Preliminary. Final specification pending characterization.

¹⁰ Power requirements for the VDD33 supply are dependent on the frequency of operation and load of all I/O pins, and the voltages on the I/O segments. See Table 11 for values to calculate power dissipation for specific operation.

¹¹ Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.

¹² Absolute value of current, measured at V_{IL} and V_{IH} .

¹³ Absolute value of current, measured at V_{IL} and V_{IH} .

¹⁴ Weak pull up/down inactive. Measured at VDDE = 3.6 V and VDDEH = 5.25 V. Applies to pad types: pad_fc, pad_sh, and pad_mh.

¹⁵ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types: pad_a and pad_ae.

¹⁶ VSSA refers to both VSSA0 and VSSA1. | VSSA0–VSSA1 | must be < 0.1V

¹⁷ Up to 0.6 volts during power up and power down.

3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 10 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 10.

Table 10. I/O Pad Average DC Current¹

Num	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive Select / Slew Rate Control	Current (mA)
1	Slow	I _{DRV_SH}	25	50	5.25	11	8.0
2			10	50	5.25	01	3.2
3			2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5	Medium	I _{DRV_MH}	50	50	5.25	11	17.3
6			20	50	5.25	01	6.5
7			3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9	Fast	I _{DRV_FC}	66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12			66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20			56	50	3.6	11	9.3
21			56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26			40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

¹ These values are estimated from simulation and are not tested. Currents apply to output pins only.

² All loads are lumped.

3.8.2 I/O Pad VDD33 Current Specifications

The power consumption of the VDD33 supply depends on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin VDD33 currents for all I/O segments. The output pin VDD33 current can be calculated from [Table 11](#) based on the voltage, frequency, and load on all fast (pad_fc) pins. The input pin VDD33 current can be calculated from [Table 11](#) based on the voltage,

Electrical Characteristics

frequency, and load on all pad_sh and pad_sh pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 11](#).

Table 11. VDD33 Pad Average DC Current¹

Num	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	V _{DD33} (V)	V _{DDE} (V)	Drive Select	Current (mA)
Inputs								
1	Slow	I _{33_SH}	66	0.5	3.6	5.5	NA	0.003
2	Medium	I _{33_MH}	66	0.5	3.6	5.5	NA	0.003
Outputs								
3	Fast	I _{33_FC}	66	10	3.6	3.6	00	0.35
4			66	20	3.6	3.6	01	0.53
5			66	30	3.6	3.6	10	0.62
6			66	50	3.6	3.6	11	0.79
7			66	10	3.6	1.98	00	0.35
8			66	20	3.6	1.98	01	0.44
9			66	30	3.6	1.98	10	0.53
10			66	50	3.6	1.98	11	0.7
11			56	10	3.6	3.6	00	0.30
12			56	20	3.6	3.6	01	0.45
13			56	30	3.6	3.6	10	0.52
14			56	50	3.6	3.6	11	0.67
15			56	10	3.6	1.98	00	0.30
16			56	20	3.6	1.98	01	0.37
17			56	30	3.6	1.98	10	0.45
18			56	50	3.6	1.98	11	0.60
19			40	10	3.6	3.6	00	0.21
20			40	20	3.6	3.6	01	0.31
21			40	30	3.6	3.6	10	0.37
22			40	50	3.6	3.6	11	0.48
23			40	10	3.6	1.98	00	0.21
24			40	20	3.6	1.98	01	0.27
25			40	30	3.6	1.98	10	0.32
26			40	50	3.6	1.98	11	0.42

¹ These values are estimated from simulation and not tested. Currents apply to output pins only for the fast pads and to input pins only for the slow and medium pads.

² All loads are lumped.

3.9 Oscillator & FMPLL Electrical Characteristics

Table 12. HiP7 FMPLL Electrical Specifications
 ($V_{DDSYN} = 3.0V$ to $3.6 V$, $V_{SS} = V_{SSSYN} = 0 V$, $T_A = T_L$ to T_H)

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	PLL Reference Frequency Range: Crystal reference External reference Dual Controller (1:1 mode)	$f_{ref_crystal}$ f_{ref_ext} $f_{ref_1:1}$	8 8 24	20 20 $f_{sys}/2$	MHz
2	System Frequency ¹	f_{sys}	$f_{ico(min)} \div 2^{RFD}$	f_{MAX}^2	MHz
3	System Clock Period	t_{CYC}	—	$1 / f_{sys}$	ns
4	Loss of Reference Frequency ³	f_{LOR}	100	1000	kHz
5	Self Clocked Mode (SCM) Frequency ⁴	f_{SCM}	7.4	17.5	MHz
6	EXTAL Input High Voltage Crystal Mode ⁵	V_{IHEXT}	$V_{xtal} + 0.4v$	—	V
	All other modes (Dual Controller (1:1), Bypass, External Reference)	V_{IHEXT}	$((V_{DDE5}/2) + 0.4v)$	—	V
7	EXTAL Input Low Voltage Crystal Mode ⁶	V_{ILEXT}	—	$V_{xtal} - 0.4v$	V
	All other modes (Dual Controller (1:1), Bypass, External Reference)	V_{ILEXT}	—	$((V_{DDE5}/2) - 0.4v)$	V
8	XTAL Current ⁷	I_{XTAL}	0.8	3	mA
9	Total On-chip stray capacitance on XTAL	C_{S_XTAL}	—	1.5	pF
10	Total On-chip stray capacitance on EXTAL	C_{S_EXTAL}	—	1.5	pF
11	Crystal manufacturer's recommended capacitive load	C_L	See crystal specification	See crystal specification	pF
12	Discrete load capacitance to be connected to EXTAL	C_{L_EXTAL}	—	$2 * C_L - C_{S_EXTAL} - C_{PCB_EXTAL}^8$	pF
13	Discrete load capacitance to be connected to XTAL	C_{L_XTAL}	—	$2 * C_L - C_{S_XTAL} - C_{PCB_XTAL}^8$	pF
14	PLL Lock Time ⁹	t_{lpil}	—	750	μs
15	Dual Controller (1:1) Clock Skew (between CLKOUT and EXTAL) ^{10, 11}	t_{skew}	–2	2	ns
16	Duty Cycle of reference	t_{dc}	40	60	%
17	Frequency un-LOCK Range	f_{UL}	– 4.0	4.0	% f_{sys}
18	Frequency LOCK Range	f_{LCK}	– 2.0	2.0	% f_{sys}
19	CLKOUT Period Jitter, ^{12, 13} Measured at f_{sys} Max Peak-to-peak Jitter (Clock edge to clock edge) Long Term Jitter (Averaged over 2 ms interval)	C_{jitter}	— —	5.0 .01	% f_{clkout}

Table 12. HiP7 FMPLL Electrical Specifications (continued)(V_{DDSYN} = 3.0V to 3.6 V, V_{SS} = V_{SSSYN} = 0 V, T_A = T_L to T_H)

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
20	Frequency Modulation Range Limit ¹⁴ (f _{sys} Max must not be exceeded)	C _{mod}	0.8	2.4	%f _{sys}
21	ICO Frequency. f _{ico} =[f _{ref} *(MFD+4)]/(PREDIV+1) ¹⁵	f _{ico}	48	f _{sys}	MHz
22	Predivider Output Frequency (to PLL)	f _{PREDIV}	4	f _{MAX}	MHz

¹ All internal registers retain data at 0 Hz.² Up to the maximum frequency rating of the device (see Table 1).³ “Loss of Reference Frequency” is the reference frequency detected internally, which transitions the PLL into self clocked mode.⁴ Self clocked mode (SCM) frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOF}. This frequency is measured on the CLKOUT pin with the divider set to divide-by-2 of the system clock. NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.⁵ This parameter is meant for those who do not use quartz crystals or resonators, but CAN osc, in crystal mode. In that case, V_{extal} – V_{xtal} >= 400mV criteria has to be met for oscillator's comparator to produce output clock.⁶ This parameter is meant for those who do not use quartz crystals or resonators, but CAN osc, in crystal mode. In that case, V_{xtal} – V_{extal} >= 400mV criteria has to be met for oscillator's comparator to produce output clock.⁷ I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.⁸ C_{PCB_EXTAL} and C_{PCB_XTAL} are the measured PCB stray capacitances on EXTAL and XTAL, respectively⁹ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time will also include the crystal startup time.¹⁰ PLL is operating in 1:1 PLL mode.¹¹ VDDE = 3.0 to 3.6V¹² Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the jitter percentage for a given interval. CLKOUT divider set to divide-by-2.¹³ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of jitter + Cmod.¹⁴ Modulation depth selected must not result in f_{sys} value greater than the f_{sys} maximum specified value.¹⁵ f_{sys} = f_{ico} / (2^{RFD})

3.10 eQADC Electrical Characteristics

Table 13. eQADC Conversion Specifications (Operating)

Num	Characteristic	Symbol	Min	Max	Unit
1	ADC Clock (ADCLK) Frequency ¹	F _{ADCLK}	1	12	MHz
2	Conversion Cycles Differential Single Ended	CC	13+2 (or 15) 14+2 (or 16)	13+128 (or 141) 14+128 (or 142)	ADCLK cycles
3	Stop Mode Recovery Time ²	T _{SR}	10	—	μs
4	Resolution ³	—	1.25	—	mV
5	INL: 6 MHz ADC Clock	INL6	–4	4	Counts ³
6	INL: 12 MHz ADC Clock	INL12	–8	8	Counts

Table 13. eQADC Conversion Specifications (Operating) (continued)

Num	Characteristic	Symbol	Min	Max	Unit
7	DNL: 6 MHz ADC Clock	DNL6	-3 ⁴	3 ⁴	Counts
8	DNL: 12 MHz ADC Clock	DNL12	-6 ⁴	6 ⁴	Counts
9	Offset Error with Calibration	OFFWC	-4 ⁵	4 ⁵	Counts
10	Full Scale Gain Error with Calibration	GAINWC	-8 ⁶	8 ⁶	Counts
11	Disruptive Input Injection Current ^{7, 8, 9, 10}	I _{INJ}	-1	1	mA
12	Incremental Error due to injection current. All channels have same 10kΩ < R _s < 100kΩ Channel under test has R _s =10kΩ, I _{INJ} =I _{INJMAX} ·I _{INJMIN}	E _{INJ}	-4	4	Counts
13	Total Unadjusted Error for single ended conversions with calibration ^{11, 12, 13, 14, 15}	TUE	-4	4	Counts

¹ Conversion characteristics vary with F_{ADCLK} rate. Reduced conversion accuracy occurs at maximum F_{ADCLK} rate. The maximum value is based on 800KS/s and the minimum value is based on 20MHz oscillator clock frequency divided by a maximum 16 factor.

² Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions.

³ At V_{RH} - V_{RL} = 5.12 V, one lsb = 1.25 mV = one count

⁴ Guaranteed 10-bit monotonicity

⁵ The absolute value of the offset error without calibration ≤ 100 counts.

⁶ The absolute value of the full scale gain error without calibration ≤ 120 counts.

⁷ Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs greater than V_{RH} and 0x000 for values less than V_{RL}. This assumes that V_{RH} ≤ V_{DDA} and V_{RL} ≥ V_{SSA} due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.

⁸ Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

⁹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V_{POSCLAMP} = V_{DDA} + 0.5V and V_{NEGCLAMP} = -0.3 V, then use the larger of the calculated values.

¹⁰ Condition applies to two adjacent pads on the internal pad.

¹¹ The TUE specification will always be better than the sum of the INL, DNL, offset, and gain errors due to canceling errors.

¹² TUE does not apply to differential conversions.

¹³ Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: -16 counts < TUE < 16 counts.

¹⁴ TUE includes all internal device error such as internal reference variation (75% Ref, 25% Ref)

¹⁵ Depending on the customer input impedance, the Analog Input Leakage current (DC Electrical specification 35a) may affect the actual TUE measured on analog channels AN12, AN13, AN14, AN15.

3.11 H7Fa Flash Memory Electrical Characteristics

Table 14. Flash Program and Erase Specifications¹

Num	Characteristic	Symbol	Min	Typ	Initial Max ²	Max ³	Unit
3	Double Word (64 bits) Program Time ⁴	T _{dwprogram}	—	10	—	500	μs
4	Page Program Time ⁴	T _{pprogram}	—	22	44 ⁵	500	μs
7	16 Kbyte Block Pre-program and Erase Time	T _{16kpperase}	—	265	400	5000	ms
9	48 Kbyte Block Pre-program and Erase Time	T _{48kpperase}	—	340	400	5000	ms

Table 14. Flash Program and Erase Specifications¹ (continued)

Num	Characteristic	Symbol	Min	Typ	Initial Max ²	Max ³	Unit
10	64 Kbyte Block Pre-program and Erase Time	T _{64kpperase}	—	400	500	5000	ms
8	128 Kbyte Block Pre-program and Erase Time	T _{128kpperase}	—	500	1250	15,000	ms
11	Minimum operating frequency for program and erase operations ⁶	—	25	—	—	—	MHz

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80MHz minimum system frequency.

³ The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

⁵ Page size is 256 bits (8 words).

⁶ Read frequency of the flash can be up to the maximum operating frequency of the device. There is no minimum read frequency condition.

Table 15. Flash EEPROM Module Life (Full Temperature Range)

Num	Characteristic	Symbol	Min	Typical ¹	Unit
1a	Number of Program/Erase cycles per block for 16 Kbyte, 48 Kbyte, and 64 Kbyte blocks over the operating temperature range (T _J)	P/E	100,000	—	cycles
1b	Number of Program/Erase cycles per block for 128 Kbyte blocks over the operating temperature range (T _J)	P/E	10,000	100,000	cycles
2	Data retention Blocks with 0 – 1,000 P/E cycles Blocks with 1,001 – 100,000 P/E cycles	Retention	20 5	—	years

¹ Typical endurance is evaluated at 25C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of Typical Endurance, please refer to Engineering Bulletin EB619 “Typical Endurance for Nonvolatile Memory.”

Table 16 shows the FLASH_BIU settings versus frequency of operation. Refer to the device Reference Manual for definitions of these bit-fields.

Table 16. FLASH_BIU Settings vs. Frequency of Operation

Maximum Frequency (MHz)	APC	RWSC	WWSC	DPFEN	IPFEN	PFLIM	BFEN
up to and including 82 MHz ¹	0b001	0b001	0b01	0b00, 0b01, or 0b11 ²	0b00, 0b01, or 0b11 ²	0b000- 0b110 ³	0b0, 0b1 ⁴
up to and including 102 MHz ⁵	0b001	0b010	0b01	0b00, 0b01, or 0b11 ²	0b00, 0b01, or 0b11 ²	0b000- 0b110 ³	0b0, 0b1 ⁴
up to and including 132 MHz ⁶	0b010	0b011	0b01	0b00, 0b01, or 0b11 ²	0b00, 0b01, or 0b11 ²	0b000- 0b110 ³	0b0, 0b1 ⁴
Default Setting after Reset	0b111	0b111	0b11	0b00	0b00	0b000	0b0

¹ This setting allows for 80 MHz system clock with 2% frequency modulation.

- ² For maximum flash performance, this should be set to 0b11.
³ For maximum flash performance, this should be set to 0b110.
⁴ For maximum flash performance, this should be set to 0b1.
⁵ This setting allows for 100 MHz system clock with 2% frequency modulation.
⁶ This setting allows for 128 MHz system clock with 2% frequency modulation.

3.12 AC Specifications

3.12.1 Pad AC Specifications

Table 17. Pad AC Specifications (VDDEH = 5.0V, VDDE = 1.8V)¹

Num	Pad	SRC/DSC	Out Delay ^{2, 3, 4} (ns)	Rise/Fall ^{4, 5} (ns)	Load Drive (pF)
1	Slow High Voltage (SH)	11	26	15	50
			82	60	200
		01	75	40	50
			137	80	200
		00	377	200	50
			476	260	200
2	Medium High Voltage (MH)	11	16	8	50
			43	30	200
		01	34	15	50
			61	35	200
		00	192	100	50
			239	125	200
3	Fast	00	3.1	2.7	10
		01		2.5	20
		10		2.4	30
		11		2.3	50
4	Pull Up/Down (3.6V max)	—	—	7500	50
5	Pull Up/Down (5.5V max)	—	—	9000	50

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $F_{SYS} = 132\text{MHz}$, $VDD = 1.35\text{V to }1.65\text{V}$, $VDDE = 1.62\text{V to }1.98\text{V}$, $VDDEH = 4.5\text{V to }5.5\text{V}$, $VDD33$ and $VDDSYN = 3.0\text{V to }3.6\text{V}$, $T_A = TL$ to TH .

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ Out delay is shown in [Figure 3](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

⁴ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁵ This parameter is guaranteed by characterization before qualification rather than 100% tested.

Table 18. De-rated Pad AC Specifications (VDDEH = 3.3V, VDDE = 3.3V)¹

Num	Pad	SRC/DSC	Out Delay ^{2, 3, 4} (ns)	Rise/Fall ^{3, 5} (ns)	Load Drive (pF)
1	Slow High Voltage (SH)	11	39	23	50
			120	87	200
		01	101	52	50
			188	111	200
		00	507	248	50
			597	312	200
2	Medium High Voltage (MH)	11	23	12	50
			64	44	200
		01	50	22	50
			90	50	200
		00	261	123	50
			305	156	200
3	Fast	00	3.2	2.4	10
		01		2.2	20
		10		2.1	30
		11		2.1	50
4	Pull Up/Down (3.6V max)	—	—	7500	50
5	Pull Up/Down (5.5V max)	—	—	9500	50

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $F_{SYS} = 132\text{MHz}$, $VDD = 1.35\text{V to }1.65\text{V}$, $VDDE = 3.0\text{V to }3.6\text{V}$, $VDDEH = 3.0\text{V to }3.6\text{V}$, $VDD33$ and $VDDSYN = 3.0\text{V to }3.6\text{V}$, $T_A = \text{TL to TH}$.

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁴ Out delay is shown in [Figure 3](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

⁵ This parameter is guaranteed by characterization before qualification rather than 100% tested.




Figure 3. Pad Output Delay

3.13 AC Timing

3.13.1 Reset and Configuration Pin Timing

Table 19. Reset and Configuration Pin Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
1	$\overline{\text{RESET}}$ Pulse Width	t_{RPW}	10	—	t_{CYC}
2	$\overline{\text{RESET}}$ Glitch Detect Pulse Width	t_{GPW}	2	—	t_{CYC}
3	PLLCFG, BOOTCFG, WKPCFG, $\overline{\text{RSTCFG}}$ Setup Time to $\overline{\text{RSTOUT}}$ Valid	t_{RCSU}	10	—	t_{CYC}
4	PLLCFG, BOOTCFG, WKPCFG, $\overline{\text{RSTCFG}}$ Hold Time from $\overline{\text{RSTOUT}}$ Valid	t_{RCH}	0	—	t_{CYC}

¹ Reset timing specified at $F_{\text{SYS}} = 132\text{MHz}$, $\text{VDDEH} = 3.0\text{V}$ to 5.25V , $\text{VDD} = 1.35\text{V}$ to 1.65V , $T_A = \text{TL}$ to TH .




Figure 4. Reset and Configuration Pin Timing

3.13.2 IEEE 1149.1 Interface Timing

Table 20. JTAG Pin AC Electrical Characteristics¹

Num	Characteristic	Symbol	Min	Max	Unit
1	TCK Cycle Time	t_{JCYC}	100	—	ns
2	TCK Clock Pulse Width (Measured at VDDE/2)	t_{JDC}	40	60	ns
3	TCK Rise and Fall Times (40% – 70%)	$t_{TCKRISE}$	—	3	ns
4	TMS, TDI Data Setup Time	t_{TMSS}, t_{TDIS}	5	—	ns
5	TMS, TDI Data Hold Time	t_{TMSH}, t_{TDIH}	25	—	ns
6	TCK Low to TDO Data Valid	t_{TDOV}	—	20	ns
7	TCK Low to TDO Data Invalid	t_{TDOI}	0	—	ns
8	TCK Low to TDO High Impedance	t_{TDOHZ}	—	20	ns
9	JCOMP Assertion Time	t_{JCMPPW}	100	—	ns
10	JCOMP Setup Time to TCK Low	t_{JCMPs}	40	—	ns
11	TCK Falling Edge to Output Valid	t_{BSDV}	—	50	ns
12	TCK Falling Edge to Output Valid out of High Impedance	t_{BSDVZ}	—	50	ns
13	TCK Falling Edge to Output High Impedance	t_{BSDHZ}	—	50	ns
14	Boundary Scan Input Valid to TCK Rising Edge	t_{BSDST}	50	—	ns
15	TCK Rising Edge to Boundary Scan Input Invalid	t_{BSDHT}	50	—	ns

¹ These specifications apply to JTAG boundary scan only. JTAG timing specified at VDD = 1.35V to 1.65V, VDDE = 3.0V to 3.6V, VDD33 and VDDSYN = 3.0V to 3.6V, T_A = TL to TH, and CL = 30pF with DSC = 0b10, SRC = 0b11. See Table 21 for functional specifications.




Figure 5. JTAG Test Clock Input Timing




Figure 6. JTAG Test Access Port Timing




Figure 7. JTAG JCOMP Timing




Figure 8. JTAG Boundary Scan Timing

3.13.3 Nexus Timing

Table 21. Nexus Debug Port Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t_{MCYC}	1 ²	8	t_{CYC}
2	MCKO Duty Cycle	t_{MDC}	40	60	%
3	MCKO Low to MDO Data Valid ³	t_{MDOV}	-1.5	3.0	ns
4	MCKO Low to $\overline{MSEO}$ Data Valid ³	t_{MSEOV}	-1.5	3.0	ns
5	MCKO Low to $\overline{EVT0}$ Data Valid ³	t_{EVT0V}	-1.5	3.0	ns
6	$\overline{EVTI}$ Pulse Width	t_{EVTIPW}	4.0	—	t_{TCYC}
7	$\overline{EVT0}$ Pulse Width	t_{EVTOPW}	1	—	t_{MCYC}
8	TCK Cycle Time	t_{TCYC}	4 ⁴	—	t_{CYC}
9	TCK Duty Cycle	t_{TDC}	40	60	%
10	TDI, TMS Data Setup Time	t_{NTDIS}, t_{NTMSS}	8	—	ns
11	TDI, TMS Data Hold Time	t_{NTDIH}, t_{NTMSH}	5	—	ns
12	TCK Low to TDO Data Valid VDDE = 2.25 to 3.0 volts VDDE = 3.0 to 3.6 volts	t_{JOV}	0 0	12 9	ns ns
13	$\overline{RDY}$ Valid to MCKO ⁵	—	—	—	—

¹ JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at VDD = 1.35V to 1.65V, VDDE = 2.25V to 3.6V, VDD33 and VDDSYN = 3.0V to 3.6V, T_A = TL to TH, and CL = 30pF with DSC = 0b10.

² The Nexus AUX port can only run up to 82MHz. The NPC_PCR[MCKO_DIV] must be set to divide by 2 if the system frequency is above 82MHz.

³ MDO, $\overline{MSEO}$, and $\overline{EVT0}$ data is held valid until next MCKO low cycle.

⁴ The maximum frequency must be limited to approximately 16 MHz (VDDE= 2.25 to 3.0 volts) or 22 MHz (VDDE= 3.0 to 3.6 volts) to meet the timing specification for t_{JOV} of $0.2 \times t_{JCYC}$ as outlined in the IEEE-ISTO 5001-2003 specification.

⁵ The $\overline{RDY}$ pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.




Figure 9. Nexus Output Timing




Figure 10. Nexus TDI, TMS, TDO Timing

3.13.4 External Bus Interface (EBI) Timing

Table 22. Bus Operation Timing¹

#	Characteristic/Description	Symbol	40 MHz (ext. bus) ²		56 MHz (ext. bus) ²		66 MHz (ext. bus) ²		Unit	Notes
			Min	Max	Min	Max	Min	Max		
1	CLKOUT Period	T _C	25.0	—	17.9	—	15.2	—	ns	Signals are measured at 50% VDDE.
2	CLKOUT duty cycle	t _{CDC}	45%	55%	45%	55%	45%	55%	T _C	
3	CLKOUT rise time	t _{CRT}	—	— ³	—	— ³	—	— ³	ns	
4	CLKOUT fall time	t _{CFT}	—	— ³	—	— ³	—	— ³	ns	
5	CLKOUT Positive Edge to Output Signal Invalid or High Z (Hold Time) ADDR[8:31] BDIP BG ⁴ BR ⁵ CS[0:3] DATA[0:31] OE RD_W _R TA TEA TS TSIZ[0:1] WE[0:3]/BE[0:3]	t _{COH}	1.0 ⁶ / 1.5	—	1.0 ⁶ / 1.5	—	1.0 ⁶ / 1.5	—	ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS=0/EBTS=1
6	CLKOUT Posedge to Output Signal Valid (Output Delay) ADDR[8:31] BDIP BG ⁴ BR ⁵ CS[0:3] DATA[0:31] OE RD_W _R TA TEA TS TSIZ[0:1] WE[0:3]/BE[0:3]	t _{COV}	—	10.0 ⁶ / 11.0	—	7.5 ⁶ / 8.5	—	6.0 ⁶ / 7.0	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS=0/EBTS=1

Table 22. Bus Operation Timing¹ (continued)

#	Characteristic/Description	Symbol	40 MHz (ext. bus) ²		56 MHz (ext. bus) ²		66 MHz (ext. bus) ²		Unit	Notes
			Min	Max	Min	Max	Min	Max		
7	Input Signal Valid to CLKOUT Posedge (Setup Time) ADDR[8:31] BB BG ⁵ BR ⁵ DATA[0:31] RD_W $\overline{R}$ TA TEA TS TSIZ[0:1]	t_{CIS}	10.0	—	7.0	—	5.0	—	ns	
8	CLKOUT Posedge to Input Signal Invalid (Hold Time) ADDR[8:31] BB BG ⁵ BR ⁵ DATA[0:31] RD_W $\overline{R}$ TA TEA TS TSIZ[0:1]	t_{CIH}	1.0	—	1.0	—	1.0	—	ns	

¹ EBI timing specified at VDD = 1.35V to 1.65V, VDDE = 1.6V to 3.6V (unless stated otherwise), VDD33 and VDDSYN = 3.0V to 3.6V, T_A = TL to TH, and CL = 30pF with DSC = 0b10.

² The external bus is limited to half the speed of the internal bus.

³ Refer to Fast Pad timing in Table 17 and Table 18 (different values for 1.8V vs 3.3V).

⁴ Internal Arbitration

⁵ External Arbitration

⁶ The EBTS=0 timings are only valid/ tested at VDDE=2.25-3.6V, whereas EBTS=1 timings are valid/tested at 1.6–3.6V.




Figure 11. CLKOUT Timing




Figure 12. Synchronous Output Timing




Figure 13. Synchronous Input Timing

3.13.5 External Interrupt Timing (IRQ Pin)

Table 23. External Interrupt Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
1	IRQ Pulse Width Low	t_{IPWL}	3	—	t_{CYC}
2	IRQ Pulse Width High	T_{IPWH}	3	—	t_{CYC}
3	IRQ Edge to Edge Time ²	t_{ICYC}	6	—	t_{CYC}

¹ IRQ timing specified at $F_{SYS} = 132\text{MHz}$, $V_{DD} = 1.35\text{V}$ to 1.65V , $V_{DDEH} = 3.0\text{V}$ to 5.5V , V_{DD33} and $V_{DDSYN} = 3.0\text{V}$ to 3.6V , $T_A = \text{TL to TH}$, and $CL = 200\text{pF}$ with $SRC = 0b11$.

² Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 14. External Interrupt Timing




Figure 15. External Interrupt Setup Timing

3.13.6 eTPU Timing

Table 24. eTPU Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
1	eTPU Input Channel Pulse Width	t_{ICPW}	4	—	t_{CYC}
2	eTPU Output Channel Pulse Width	t_{OCPW}	2	—	t_{CYC}

¹ eTPU timing specified at $F_{SYS} = 132\text{MHz}$, $V_{DD} = 1.35\text{V}$ to 1.65V , $V_{DDEH} = 3.0\text{V}$ to 5.5V , V_{DD33} and $V_{DDSYN} = 3.0\text{V}$ to 3.6V , $T_A = \text{TL to TH}$, and $CL = 200\text{pF}$ with $SRC = 0b11$.




Figure 16. eTPU Timing




Figure 17. eTPU Input/Output Timing

3.13.7 eMIOS (MTS) Timing

Table 25. MTS Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
1	eMIOS (MTS) Input Pulse Width	t_{MIPW}	4	—	t_{CYC}
2	eMIOS (MTS) Output Pulse Width	t_{MOPW}	1	—	t_{CYC}

¹ MTS timing specified at $F_{SYS} = 132\text{MHz}$, $V_{DD} = 1.35\text{V}$ to 1.65V , $V_{DDEH} = 3.0\text{V}$ to 5.5V , V_{DD33} and $V_{DDSYN} = 3.0\text{V}$ to 3.6V , $T_A = \text{TL}$ to TH , and $CL = 50\text{pF}$ with $\text{SRC} = 0b11$.

3.13.8 DSPI Timing

Table 26. DSPI Timing¹

Num	Characteristic	Symbol	80 MHz		112 MHz		132 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	SCK Cycle Time ^{2,3}	t_{SCK}	25ns	2.9ms	17.9ns	2.0ms	15.2ns	1.7ms	—
2	PCS to SCK Delay ⁴	t_{CSC}	23	—	15	—	13	—	ns
3	After SCK Delay ⁵	t_{ASC}	22	—	14	—	12	—	ns
4	SCK Duty Cycle	t_{SDC}	$t_{SCK}/2 - 2\text{ns}$	$t_{SCK}/2 + 2\text{ns}$	—	—	—	—	ns
5	Slave Access Time ($\overline{SS}$ active to SOUT driven)	t_A	—	25	—	25	—	25	ns
6	Slave SOUT Disable Time ($\overline{SS}$ inactive to SOUT High-Z or invalid)	t_{DIS}	—	25	—	25	—	25	ns
7	PCSx to $\overline{PCSS}$ time	t_{PCSC}	4	—	4	—	4	—	ns
8	$\overline{PCSS}$ to PCSx time	t_{PASC}	5	—	5	—	5	—	ns
9	Data Setup Time for Inputs Master (MTFE = 0)	t_{SUI}	20	—	20	—	20	—	ns
	Slave		2	—	2	—	2	—	ns
	Master (MTFE = 1, CPHA = 0) ⁶		−4	—	3	—	6	—	ns
	Master (MTFE = 1, CPHA = 1)		20	—	20	—	20	—	ns
10	Data Hold Time for Inputs Master (MTFE = 0)	t_{HI}	−4	—	−4	—	−4	—	ns
	Slave		7	—	7	—	7	—	ns
	Master (MTFE = 1, CPHA = 0) ⁶		21	—	14	—	12	—	ns
	Master (MTFE = 1, CPHA = 1)		−4	—	−4	—	−4	—	ns

Table 26. DSPI Timing¹ (continued)

Num	Characteristic	Symbol	80 MHz		112 MHz		132 MHz		Unit
			Min	Max	Min	Max	Min	Max	
11	Data Valid (after SCK edge)	t_{SUO}							
	Master (MTFE = 0)		—	5	—	5	—	5	ns
	Slave		—	25	—	25	—	25	ns
	Master (MTFE = 1, CPHA=0)		—	18	—	14	—	13	ns
12	Data Hold Time for Outputs	t_{HO}							
	Master (MTFE = 0)		—5	—	—5	—	—5	—	ns
	Slave		5.5	—	5.5	—	5.5	—	ns
	Master (MTFE = 1, CPHA = 0)		8	—	4	—	3	—	ns
	Master (MTFE = 1, CPHA = 1)		—5	—	—5	—	—5	—	ns

¹ DSPI timing specified at VDD = 1.35V to 1.65V, VDDEH = 3.0V to 5.5V, VDD33 and VDDSYN = 3.0V to 3.6V, T_A = TL to TH, and CL = 50pF with SRC = 0b11.

² The minimum SCK Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

³ The actual minimum SCK Cycle Time is limited by pad performance.

⁴ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]

⁵ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC]

⁶ This number is calculated assuming the SMPL_PT bit field in DSPI_MCR is set to 0b10.




Figure 18. DSPI Classic SPI Timing — Master, CPHA = 0




Figure 19. DSPI Classic SPI Timing — Master, CPHA = 1




Figure 20. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing — Slave, CPHA = 1




Figure 22. DSPI Modified Transfer Format Timing — Master, CPHA = 0




Figure 23. DSPI Modified Transfer Format Timing — Master, CPHA = 1




Figure 24. DSPI Modified Transfer Format Timing — Slave, CPHA = 0




Figure 25. DSPI Modified Transfer Format Timing — Slave, CPHA =1




Figure 26. DSPI PCS Strobe ($\overline{PCSS}$) Timing

3.13.9 eQADC SSI Timing

Table 27. EQADC SSI Timing Characteristics (pads at 3.3V or at 5.0V) ¹

CLOAD = 25pF on all outputs. Pad drive strength set to maximum.						
Num	Rating	Symbol	Min	Typ	Max	Unit
1	FCK Frequency ^{2, 3}	f_{FCK}	1/17	—	1/2	f_{SYS_CLK}
2	FCK Period ($t_{FCK} = 1/f_{FCK}$)	t_{FCK}	2	—	17	t_{SYS_CLK}
3	Clock (FCK) High Time	t_{FCKHT}	$t_{SYS_CLK} - 6.5$	—	$9 * t_{SYS_CLK} + 6.5$	ns
4	Clock (FCK) Low Time	t_{FCKLT}	$t_{SYS_CLK} - 6.5$	—	$8 * t_{SYS_CLK} + 6.5$	ns
5	SDS Lead/Lag Time	t_{SDS_LL}	-7.5	—	+7.5	ns
6	SDO Lead/Lag Time	t_{SDO_LL}	-7.5	—	+7.5	ns
7	EQADC Data Setup Time (Inputs)	t_{EQ_SU}	22	—	—	ns
8	EQADC Data Hold Time (Inputs)	t_{EQ_HO}	1	—	—	ns

¹ SS timing specified at $F_{SYS} = 132\text{MHz}$, $VDD = 1.35\text{V}$ to 1.65V , $VDDEH = 3.0\text{V}$ to 5.5V , $VDD33$ and $VDDSYN = 3.0\text{V}$ to 3.6V , $T_A = TL$ to TH , and $CL = 50\text{pF}$ with $SRC = 0b11$.

² Maximum operating frequency is highly dependent on track delays, master pad delays, and slave pad delays.

³ FCK duty is not 50% when it is generated through the division of the system clock by an odd number.




Figure 27. EQADC SSI Timing

3.14 Fast Ethernet AC Timing Specifications

MII signals use TTL signal levels compatible with devices operating at 3.3 V. Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation).

3.14.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed 4× the RX_CLK frequency.

Table 28 lists MII receive channel timings.

Table 28. MII Receive Signal Timing

Num	Characteristic	Min	Max	Unit
1	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	—	ns
2	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	—	ns
3	RX_CLK pulse width high	35%	65%	RX_CLK period
4	RX_CLK pulse width low	35%	65%	RX_CLK period

Figure 28 shows MII receive signal timings listed in Table 28.




Figure 28. MII Receive Signal Timing Diagram

3.14.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed twice the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the ethernet chapter of the device Reference Manual for details of this option and how to enable it.

Table 29 lists MII transmit channel timings.

Table 29. MII Transmit Signal Timing

Num	Characteristic	Min	Max	Unit
5	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	—	ns
6	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns
7	TX_CLK pulse width high	35%	65%	TX_CLK period
8	TX_CLK pulse width low	35%	65%	TX_CLK period

Figure 29 shows MII transmit signal timings listed in Table 29.




Figure 29. MII Transmit Signal Timing Diagram

3.14.3 MII Async Inputs Signal Timing (CRS and COL)

Table 30 lists MII asynchronous inputs signal timing.

Table 30. MII Async Inputs Signal Timing

Num	Characteristic	Min	Max	Unit
9	CRS, COL minimum pulse width	1.5	—	TX_CLK period

Figure 30 shows MII asynchronous input timings listed in Table 30.



Figure 30. MII Async Inputs Timing Diagram

3.14.4 MII Serial Management Channel Timing (MDIO and MDC)

Table 31 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 31. MII Serial Management Channel Timing

Num	Characteristic	Min	Max	Unit
10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
11	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
12	MDIO (input) to MDC rising edge setup	10	—	ns
13	MDIO (input) to MDC rising edge hold	0	—	ns
14	MDC pulse width high	40%	60%	MDC period
15	MDC pulse width low	40%	60%	MDC period

Figure 31 shows MII serial management channel timings listed in Table 31.




Figure 31. MII Serial Management Channel Timing Diagram




Figure 32. Reset and Configuration Pin Timing

4 Mechanicals

4.1 Pinouts

4.1.1 MPC5553 416 PBGA Pinout

Figure 33, Figure 34, and Figure 35 show the pinout for the MPC5553 416 PBGA package. While the MPC5553 and the MPC5554/MPC5565/MPC5566 are pin-compatible, the MPC5553 ball map is shown here to highlight the balls that are not connected to any signal on the MPC5553 (the eTPUB[0:31] and TSIZ[0:1]). The alternate Ethernet signals that are multiplexed with the data bus are not shown for the MPC5553.

NOTE

Some pins have names that include functions that are not available on all family members. For example, ball R25 of the 416 BGA package is named ‘SINA,’ but the MPC5553 does not have a DSPI_A module. In this case, the SINA pin can only be used for its alternate functions of GPIO94 or PCSC2. See the specific device reference manual for functions available on each device in the family.

Mechanicals

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	VSS	VSTBY	AN37	AN11	VDDA1	AN16	AN1	AN5	VRH	AN23	AN27	AN28	AN35	VSSA0	AN15	ETRIG1	NC_1	NC_2	NC_3	NC_4	GPIO205	MDO11	MDO8	VDD	VDD33	VSS	A
B	VDD	VSS	AN36	AN39	AN19	AN20	AN0	AN4	REFBYPC	AN22	AN26	AN31	AN32	VSSA0	AN14	ETRIG0	NC_5	NC_6	NC_7	NC_8	MDO10	MDO7	MDO4	MDO0	VSS	VDD7	B
C	VDD33	VDD	VSS	AN8	AN17	VSSA1	AN21	AN3	AN7	VRL	AN25	AN30	AN33	VDDA0	AN13	NC_9	NC_10	NC_11	NC_12	MDO9	MDO6	MDO3	MDO1	VSS	VDD7	VDD	C
D	ETPUA30	ETPUA31	VDD	VSS	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDD7	AN12	NC_13	NC_14	NC_15	NC_16	MDO5	MDO2	VDD7	VSS	VDD7	TCK	TDI	D
E	ETPUA28	ETPUA29	VDD7	VSS																			VDD7	TMS	TDO	TEST	E
F	ETPUA24	ETPUA27	ETPUA26	VDD7																			MSE00	JCOMP	EVTI	EVT0	F
G	ETPUA23	ETPUA22	ETPUA25	ETPUA21																			MSE01	MCKO	GPIO204	NC_17	G
H	ETPUA20	ETPUA19	ETPUA18	ETPUA17																			RDY	GPIO203	NC_18	NC_19	H
J	ETPUA16	ETPUA15	ETPUA14	ETPUA13																			VDD7	NC_20	NC_21	NC_22	J
K	ETPUA12	ETPUA11	ETPUA10	ETPUA9						VSS	VSS	VSS	VSS	VDD7	VDD7	VDD7	VDD7						NC_23	NC_24	NC_25	NC_26	K
L	ETPUA8	ETPUA7	ETPUA6	ETPUA5						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD7						NC_27	NC_28	NC_29	NC_30	L
M	ETPUA4	ETPUA3	ETPUA2	ETPUA1						VDD7	VDD7	VSS	VSS	VSS	VSS	VSS	VDD7						NC_31	NC_32	NC_33	SINB	M
N	BDIP	TEA	ETPUA0	TCRCLKA						VDD7	VDD7	VSS	VSS	VSS	VSS	VSS	VDD7						SOUTB	PCSB3	PCSB0	PCSB1	N
P	CS3	CS2	CS1	CS0						VDD7	VDD7	VSS	VSS	VSS	VSS	VSS	VSS						PCSA3	PCSB4	SCKB	PCSB2	P
R	WE3	WE2	WE1	WE0						VDD7	VDD7	VSS	VSS	VSS	VSS	VSS	VSS						PCSB5	SOUTA	SINA	SCKA	R
T	VDD7	NC_34	RD_WR	VDD7						VDD7	VSS	VDD7	VDD7	VDD7	VDD7	VSS	VSS						PCSA1	PCSA0	PCSA2	VPP	T
U	ADDR16	NC_35	TA	VDD33						VSS	VDD7	VDD7	VDD7	VDD7	VDD7	VSS	VSS						PCSA4	TXDA	PCSA5	VFLASH	U
V	ADDR18	ADDR17	TS	ADDR8																			CNTXC	RXDA	RSTOUT	RSTCFG	V
W	ADDR20	ADDR19	ADDR9	ADDR10																			RXDB	CNRXC	TXDB	RESET	W
Y	ADDR22	ADDR21	ADDR11	VDD7																			WKP_CFG	BOOT_CFG1	VRC_VSS	VSS_SYN	Y
AA	ADDR24	ADDR23	ADDR13	ADDR12																			VDD7	PLL_CFG1	BOOT_CFG0	EXTAL	AA
AB	VDD7	ADDR25	ADDR15	ADDR14																			VDD	VRC_CTL	PLL_CFG0	XTAL	AB
AC	ADDR26	ADDR27	ADDR31	VSS	VDD	DATA26	DATA28	VDD7	DATA30	DATA31	DATA8	DATA10	VDD7	DATA12	DATA14	EMIOS2	EMIOS8	EMIOS12	EMIOS21	VDD7	VDD7	NC_36	VSS	VDD	VRC33	VDD_SYN	AC
AD	ADDR28	ADDR30	VSS	VDD	DATA24	DATA25	DATA27	DATA29	VDD33	GPIO207	DATA9	DATA11	DATA13	DATA15	EMIOS3	EMIOS6	EMIOS10	EMIOS15	EMIOS17	EMIOS22	CNTXA	VDD7	NC_37	VSS	VDD	VDD33	AD
AE	ADDR29	VSS	VDD	DATA17	DATA19	DATA21	DATA23	DATA0	DATA2	DATA4	DATA6	OE	BR	BG	EMIOS1	EMIOS5	EMIOS9	EMIOS13	EMIOS16	EMIOS19	EMIOS23	CNRXA	VDD7	CLKOUT	VSS	VDD	AE
AF	VSS	VDD	DATA16	DATA18	VDD7	DATA20	DATA22	GPIO206	DATA1	DATA3	VDD7	DATA5	DATA7	NC_38	EMIOS0	EMIOS4	EMIOS7	EMIOS11	EMIOS14	EMIOS18	EMIOS20	CNTXB	CNRXB	VDD7	ENG_CLK	VSS	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	

Version 2.1 – 13 July 2004

Note: NC_X No connects (x = 1 to 38)
NC_36 NC_37 No connect. AC22 & AD23 reserved

Figure 33. MPC5553 416 Package

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	VSS	VSTBY	AN37	AN11	VDDA1	AN16	AN1	AN5	VRH	AN23	AN27	AN28	AN35
B	VDD	VSS	AN36	AN39	AN19	AN20	AN0	AN4	REF BYPC	AN22	AN26	AN31	AN32
C	VDD33	VDD	VSS	AN8	AN17	VSSA1	AN21	AN3	AN7	VRL	AN25	AN30	AN33
D	ETPUA 30	ETPUA 31	VDD	VSS	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34
E	ETPUA 28	ETPUA 29	VDDEH 1	VDD									
F	ETPUA 24	ETPUA 27	ETPUA 26	VDDEH 1									
G	ETPUA 23	ETPUA 22	ETPUA 25	ETPUA 21									
H	ETPUA 20	ETPUA 19	ETPUA 18	ETPUA 17									
J	ETPUA 16	ETPUA 15	ETPUA 14	ETPUA 13									
K	ETPUA 12	ETPUA 11	ETPUA 10	ETPUA 9						VSS	VSS	VSS	VSS
L	ETPUA 8	ETPUA 7	ETPUA 6	ETPUA 5						VSS	VSS	VSS	VSS
M	ETPUA 4	ETPUA 3	ETPUA 2	ETPUA 1						VDDE2	VDDE2	VSS	VSS
N	BDIP	TEA	ETPUA 0	TCRCLK A						VDDE2	VDDE2	VSS	VSS
P	CS3	CS2	CS1	CS0						VDDE2	VDDE2	VSS	VSS
R	WE3	WE2	WE1	WE0						VDDE2	VDDE2	VSS	VSS
T	VDDE2	NC_34	RD_WR	VDDE2						VDDE2	VSS	VDDE2	VDDE2
U	ADDR 16	NC_35	TA	VDD33						VSS	VDDE2	VDDE2	VDDE2
V	ADDR 18	ADDR 17	TS	ADDR 8									
W	ADDR 20	ADDR 19	ADDR 9	ADDR 10									
Y	ADDR 22	ADDR 21	ADDR 11	VDDE2									
AA	ADDR 24	ADDR 23	ADDR 13	ADDR 12									
AB	VDDE2	ADDR 25	ADDR 15	ADDR 14									
AC	ADDR 26	ADDR 27	ADDR 31	VSS	VDD	DATA 26	DATA 28	VDDE2	DATA 30	DATA 31	DATA 8	DATA 10	VDDE2
AD	ADDR 28	ADDR 30	VSS	VDD	DATA 24	DATA 25	DATA 27	DATA 29	VDD33	GPIO 207	DATA 9	DATA 11	DATA 13
AE	ADDR 29	VSS	VDD	DATA 17	DATA 19	DATA 21	DATA 23	DATA 0	DATA 2	DATA 4	DATA 6	OE	BR
AF	VSS	VDD	DATA 16	DATA 18	VDDE2	DATA 20	DATA 22	GPIO 206	DATA 1	DATA 3	VDDE2	DATA 5	DATA 7
	1	2	3	4	5	6	7	8	9	10	11	12	13

Version 2.1 – 13 July 2004

Note: NC_X No connects (x = 1 to 38)

NC_36 NC_37 No connect. AC22 & AD23 reserved

Figure 34. MPC5553 416 Package, Left Side

14	15	16	17	18	19	20	21	22	23	24	25	26	
VSSA0	AN15	ETRIG ₁	NC_1	NC_2	NC_3	NC_4	GPIO ₂₀₅	MDO11	MDO8	VDD	VDD33	VSS	A
VSSA0	AN14	ETRIG ₀	NC_5	NC_6	NC_7	NC_8	MDO10	MDO7	MDO4	MDO0	VSS	VDDE7	B
VDDA0	AN13	NC_9	NC_10	NC_11	NC_12	MDO9	MDO6	MDO3	MDO1	VSS	VDDE7	VDD	C
VDDEH ₉	AN12	NC_13	NC_14	NC_15	NC_16	MDO5	MDO2	VDDEH ₈	VSS	VDDE7	TCK	TDI	D
									VDDE7	TMS	TDO	TEST	E
									MSE00	JCOMP	EVTI	EVTO	F
									MSE01	MCKO	GPIO ₂₀₄	NC_17	G
									RDY	GPIO ₂₀₃	NC_18	NC_19	H
									VDDEH ₆	NC_20	NC_21	NC_22	J
VDDE7	VDDE7	VDDE7	VDDE7						NC_23	NC_24	NC_25	NC_26	K
VSS	VSS	VSS	VDDE7						NC_27	NC_28	NC_29	NC_30	L
VSS	VSS	VSS	VDDE7						NC_31	NC_32	NC_33	SINB	M
VSS	VSS	VSS	VDDE7						SOUTB	PCSB3	PCSB0	PCSB1	N
VSS	VSS	VSS	VSS						PCSA3	PCSB4	SCKB	PCSB2	P
VSS	VSS	VSS	VSS						PCSB5	SOUTA	SINA	SCKA	R
VDDE2	VDDE2	VSS	VSS						PCSA1	PCSA0	PCSA2	VPP	T
VDDE2	VDDE2	VSS	VSS						PCSA4	TXDA	PCSA5	VFLASH	U
									CNTXC	RXDA	RSTOUT	RST CFG	V
									RXDB	CNRXC	TXDB	RESET	W
									WKP CFG	BOOT CFG1	VRC VSS	VSS SYN	Y
									VDDEH ₆	PLL CFG1	BOOT CFG0	EXTAL	AA
									VDD	VRC CTL	PLL CFG0	XTAL	AB
DATA ₁₂	DATA ₁₄	EMIOS ₂	EMIOS ₈	EMIOS ₁₂	EMIOS ₂₁	VDDEH ₄	VDDE5	NC_36	VSS	VDD	VRC33	VDD SYN	AC
DATA ₁₅	EMIOS ₃	EMIOS ₆	EMIOS ₁₀	EMIOS ₁₅	EMIOS ₁₇	EMIOS ₂₂	CNTXA	VDDE5	NC_37	VSS	VDD	VDD33	AD
BG	EMIOS ₁	EMIOS ₅	EMIOS ₉	EMIOS ₁₃	EMIOS ₁₆	EMIOS ₁₉	EMIOS ₂₃	CNRXA	VDDE5	CLKOUT	VSS	VDD	AE
NC_38	EMIOS ₀	EMIOS ₄	EMIOS ₇	EMIOS ₁₁	EMIOS ₁₄	EMIOS ₁₈	EMIOS ₂₀	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AF
14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 35. MPC5553 416 Package, Right Side

4.1.2 MPC5553 324 PBGA Pinout

Figure 36 is a pinout for the MPC5553 324 PBGA package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22		
A	VSS	VDD	VSTBY	AN37	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	AN28	AN35	VSSA0	AN12	MDO11	MDO10	MDO8	VDD	VDD33	VSS	A	
B	VDD33	VSS	VDD	AN36	AN39	AN19	AN16	AN0	AN4	REF BYPC	AN23	AN26	AN31	AN32	VSSA0	AN13	MDO9	MDO7	MDO4	MDO0	VSS	VDDE7	B	
C	ETPUA 30	ETPUA 31	VSS	VDD	AN8	AN17	AN20	AN21	AN3	AN7	AN22	AN25	AN30	AN33	VDDA0	AN14	MDO5	MDO2	MDO1	VSS	VDDE7	VDD	C	
D	ETPUA 28	ETPUA 29	ETPUA 26	VSS	VDD	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDDEH 9	AN15	MDO6	MDO3	VSS	VDDE7	TCK	TDI	D	
E	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21																VDDE7	TMS	TDO	TEST	E
F	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18																VDDE7	JCOMP	EVTI	EVTO	F
G	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13																RDY	MCKO	MSE00	MSE01	G
H	ETPUA 16	ETPUA 15	ETPUA 10	VDDEH 1																VDDEH 10	GPIO 203	GPIO 204	SINB	H
J	ETPUA 12	ETPUA 11	ETPUA 6	ETPUA 9																SOUTB	PCSB3	PCSB0	PCSB1	J
K	ETPUA 8	ETPUA 7	ETPUA 2	ETPUA 5																PCSA3	PCSB4	SCKB	PCSB2	K
L	ETPUA 4	ETPUA 3	ETPUA 0	ETPUA 1																PCSB5	SOUTA	SINA	SCKA	L
M	BDIP	TCRCLK A	CS1	CS0																PCSA1	PCSA0	PCSA2	VPP	M
N	CS3	CS2	WE1	WE0																PCSA4	TXDA	PCSA5	VFLASH	N
P	ADDR 16	ADDR 17	RD_WR	VDD33																CNTXC	RXDA	RSTOUT	RST CFG	P
R	ADDR 18	ADDR 19	VDDE2	TA																WKP CFG	CNRXC	TXDB	RESET	R
T	ADDR 20	ADDR 21	ADDR 12	TS																RXDB	BOOT CFG1	VRC VSS	VSS SYN	T
U	ADDR 22	ADDR 23	ADDR 13	ADDR 14																VDDEH 6	PLL CFG1	BOOT CFG0	EXTAL	U
V	ADDR 24	ADDR 25	ADDR 15	ADDR 31																VDD	VRC CTL	PLL CFG0	XTAL	V
W	ADDR 26	VDDE2	ADDR 30	VSS	VDD	VDDE2	VDD33	VDDE2	DATA 11	DATA 12	DATA 14	EMIOS 2	EMIOS 8	VDDEH 4	EMIOS 12	EMIOS 21	VDDE5	NC	VSS	VDD	VRC33	VDD SYN	W	
Y	ADDR 28	ADDR 27	VSS	VDD	VDDE2	DATA 8	DATA 9	DATA 10	GPIO 207	DATA 13	DATA 15	EMIOS 6	EMIOS 10	EMIOS 15	EMIOS 17	EMIOS 22	CNTXA	VDDE5	NC	VSS	VDD	VDD33	Y	
AA	ADDR 29	VSS	VDD	VDDE2	DATA 1	VDDE2	GPIO 206	DATA 5	DATA 7	VDDE2	EMIOS 3	EMIOS 5	EMIOS 9	EMIOS 13	EMIOS 16	EMIOS 19	EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AA	
AB	VSS	VDD	VDDE2	DATA 0	DATA 2	DATA 3	DATA 4	DATA 6	OE	EMIOS 0	EMIOS 1	EMIOS 4	EMIOS 7	EMIOS 11	EMIOS 14	EMIOS 18	EMIOS 20	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AB	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22		

Version 2.2p – 13 July 2004

Note:  No connect. Reserved (W18 & Y19 are shorted to each other)

Figure 36. MPC5553 324 Package

4.1.3 MPC5553 208 MAP BGA Pinout

Figure 37 is a pinout for the MPC5553 208 MAP BGA package.

NOTE

VDDEH10 and VDDEH6 are connected internally on the 208-ball package and are listed as VDDEH6.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	VSS	AN9	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	VSSA0	AN12	MDO2	MDO0	VDD33	VSS	A
B	VDD	VSS	AN38	AN21	AN0	AN4	REF BYPC	AN22	AN25	AN28	VDDA0	AN13	MDO3	MDO1	VSS	VDD	B
C	VSTBY	VDD	VSS	AN17	AN34	AN16	AN3	AN7	AN23	AN32	AN33	AN14	AN15	VSS	MSEO0	TCK	C
D	VDD33	AN39	VDD	VSS	AN18	AN2	AN6	AN24	AN30	AN31	AN35	VDDEH 9	VSS	TMS	EVTO	TEST	D
E	ETPUA 30	ETPUA 31	AN37	VDD									VDDE7	TDI	EVTI	MSEO1	E
F	ETPUA 28	ETPUA 29	ETPUA 26	AN36									VDDEH 6	TDO	MCKO	JCOMP	F
G	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21			VSS	VSS	VSS	VSS			SOUTB	PCSB3	SINB	PCSB0	G
H	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18			VSS	VSS	VSS	VSS			PCSA3	PCSB4	PCSB2	PCSB1	H
J	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13			VSS	VSS	VSS	VSS			PCSB5	TXDA	PCSA2	SCKB	J
K	ETPUA 16	ETPUA 15	ETPUA 7	VDDEH 1			VSS	VSS	VSS	VSS			CNTXC	RXDA	RSTOUT	VPP	K
L	ETPUA 12	ETPUA 11	ETPUA 6	TCRCLK A									TXDB	CNRXC	WKP CFG	RESET	L
M	ETPUA 10	ETPUA 9	ETPUA 1	ETPUA 5			Note: CS0	No connect. R1 reserved for CS0					RXDB	PLL CFG0	BOOT CFG1	VSS SYN	M
N	ETPUA 8	ETPUA 4	ETPUA 0	VSS	VDD	VDD33	EMIOS 2	EMIOS 10	VDDEH 4	EMIOS 12	EMIOS 21	VDD33	VSS	VRC CTL	PLL CFG1	EXTAL	N
P	ETPUA 3	ETPUA 2	VSS	VDD	GPIO 207	VDDE2	EMIOS 6	EMIOS 8	EMIOS 16	EMIOS 17	EMIOS 22	CNTXA	VDD	VSS	VRC33	XTAL	P
R	CS0	VSS	VDD	GPIO 206	EMIOS 4	EMIOS 3	EMIOS 9	EMIOS 11	EMIOS 14	EMIOS 19	EMIOS 23	CNRXA	CNRXB	VDD	VSS	VDD SYN	R
T	VSS	VDD	OE	EMIOS 0	EMIOS 1	EMIOS 5	EMIOS 7	EMIOS 13	EMIOS 15	EMIOS 18	EMIOS 20	CNTXB	VDDE5	ENG CLK	VDD	VSS	T
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 37. MPC5553 208 Package

The drawing illustrates the mechanical specifications of a PBGA 324 I/O package. It includes three views: Top View, Bottom View, and a side cross-sectional view.

- Top View:** Shows a square package with a 23 mm side length. The mounting area is 20.2 mm by 20.2 mm, with a 18.8 mm square in the center. A 4X chamfer with a 0.2 mm radius is indicated at the corners.
- Bottom View:** Shows the underside of the package with a 21x1 grid of pins. The pin pitch is 0.5 mm. The central area is labeled 'A1 INDEX AREA'. A 324X array of pins is shown with a 0.7 mm diameter and 0.5 mm pitch.
- Side View:** Shows the package height and pin dimensions. The total height is 2.55 mm, with a 1.95 mm section for the pins. The pin diameter is 0.6 mm, and the pin length is 0.4 mm. The pin pitch is 1.25 mm, and the pin width is 1.05 mm. A 324X array of pins is shown with a 0.2 mm diameter and 0.25 mm pitch. A 5X array of pins is shown with a 0.35 mm diameter and 0.25 mm pitch. A 4X array of pins is shown with a 0.2 mm diameter and 0.25 mm pitch. A 3X array of pins is shown with a 0.2 mm diameter and 0.25 mm pitch. A 2X array of pins is shown with a 0.2 mm diameter and 0.25 mm pitch. A 1X array of pins is shown with a 0.2 mm diameter and 0.25 mm pitch.

MPC5553 Microcontroller Data Sheet, Rev. 0

4.2.3 MPC5553 208-Pin Package

Figure 40 is a package drawing of the MPC5553 208-pin MAP BGA package.




Figure 40. MPC5553 208 MAP BGA Package

5 Revision History

Table 32 provides a revision history of this document.

Table 32. Revision History

Revision	Location(s)	Substantive Change(s)
Rev. 0		This is the first released version of this document.



THIS PAGE IS INTENTIONALLY BLANK

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The PowerPC name is a trademark of IBM Corp. and is used under license.
© Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Document Number: MPC5553
Rev. 0
06/2006

Preliminary—Subject to Change Without Notice

