## 1. Overview

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This MCU is equipped with one CAN module and suited to in-vehicle or FA networking.
Furthermore, the data flash ( $1 \mathrm{~KB} \times 2$ blocks) is embedded in the R8C/23 Group.
The difference between R8C/22 and R8C/23 Groups is only the existence of the data flash. Their peripheral functions are the same.

### 1.1 Applications

Automotive, etc.

### 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

Table 1.1 Functions and Specifications for R8C/22 Group

|  | Item | Specification |
| :---: | :---: | :---: |
| CPU | Number of fundamental instructions | 89 instructions |
|  | Minimum instruction execution time | $50 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=3.0$ to 5.5 V ) $100 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VCC}=2.7$ to 5.5 V$)$ |
|  | Operating mode | Single-chip |
|  | Address space | 1 Mbyte |
|  | Memory capacity | Refer to Table 1.3 Product Information for R8C/22 Group |
| Peripheral Function | Ports | I/O ports: 41 pins, Input port: 3 pins |
|  | Timers | Timer RA: 8 bits $\times 1$ channel, <br> Timer RB: 8 bits $\times 1$ channel <br> (Each timer equipped with 8 -bit prescaler) <br> Timer RD: 16 bits $\times 2$ channel <br> (Circuits of input capture and output compare) <br> Timer RE: With compare match function |
|  | Serial interface | ```1 channel (UARTO) Clock synchronous I/O, UART 1 channel (UART1) UART``` |
|  | Clock synchronous serial interface | 1 channel ${ }^{12} \mathrm{C}$ bus interface ${ }^{(2)}$, Clock synchronous serial I/O with chip select |
|  | LIN module | Hardware LIN: 1 channel (timer RA, UART0) |
|  | CAN module | 1 channel with 2.0B specification: 16 slots |
|  | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
|  | Watchdog timer | 15 bits $\times 1$ channel (with prescaler) Reset start selectable |
|  | Interrupt | Internal: 14 sources, External: 6 sources, Software: 4 sources, Priority level: 7 levels |
|  | Clock generation circuits | 2 circuits <br> XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function. |
|  | Oscillation stop detection function | Stop detection of XIN clock oscillation |
|  | Voltage detection circuit | On-chip |
|  | Power-on reset circuit include | On-chip |
| Electric Characteristics | Supply voltage | $\begin{aligned} & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})(\mathrm{D}, \mathrm{~J} \text { version }) \\ & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz})(\mathrm{K} \text { version }) \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \end{aligned}$ |
|  | Current consumption | Typ. $12.5 \mathrm{~mA}(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, High-speed onchip oscillator stopping) <br> Typ. $6.0 \mathrm{~mA}(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, High-speed on-chip oscillator stopping) |
| Flash Memory | Programming and erasure voltage | VCC $=2.7$ to 5.5 V |
|  | Programming and erasure endurance | 100 times |
| Operating Ambient Temperature |  | -40 to $85^{\circ} \mathrm{C}$ |
|  |  | -40 to $125^{\circ} \mathrm{C}$ (option ${ }^{(1)}$ ) |
| Package |  | 48-pin mold-plastic LQFP |

NOTES:

1. When using options, be sure to inquire about the specification.
2. ${ }^{2} \mathrm{C}$ bus is a registered trademark of Koninklijke Philips Electronics N.V.

Table 1.2 Functions and Specifications for R8C/23 Group

| Item |  | Specification |
| :---: | :---: | :---: |
| CPU | Number of fundamental instructions | 89 instructions |
|  | Minimum instruction execution time | $50 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=3.0$ to 5.5 V ) $100 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VCC}=2.7$ to 5.5 V$)$ |
|  | Operating mode | Single-chip |
|  | Address space | 1 Mbyte |
|  | Memory capacity | Refer to Table 1.4 Product Information for R8C/23 Group |
| Peripheral Function | Ports | I/O ports: 41 pins, Input port: 3 pins |
|  | Timers | Timer RA: 8 bits $\times 1$ channel, <br> Timer RB: 8 bits $\times 1$ channel <br> (Each timer equipped with 8 -bit prescaler) <br> Timer RD: 16 bits $\times 2$ channel <br> (Circuits of input capture and output compare) <br> Timer RE: With compare match function |
|  | Serial interface | ```1 channel (UARTO) Clock synchronous I/O, UART 1 channel (UART1) UART``` |
|  | Clock synchronous serial interface |  |
|  | LIN module | Hardware LIN: 1 channel (Timer RA, UARTO) |
|  | CAN module | 1 channel with 2.0B specification: 16 slots |
|  | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
|  | Watchdog timer | 15 bits $\times 1$ channel (with prescaler) Reset start selectable |
|  | Interrupts | Internal: 14 sources, External: 6 sources, Software: 4 sources, Priority level: 7 levels |
|  | Clock generation circuits | 2 circuits <br> XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function. |
|  | Oscillation stop detection function | Stop detection of XIN clock oscillation |
|  | Voltage detection circuit | On-chip |
|  | Power-on reset circuit include | On-chip |
| Electric Characteristics | Supply voltage | $\begin{aligned} & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})(\mathrm{D}, \mathrm{~J} \text { version }) \\ & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz})(\mathrm{K} \text { version }) \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \end{aligned}$ |
|  | Current consumption | Typ. $12.5 \mathrm{~mA}(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, High-speed onchip oscillator stopping) <br> Typ. $6.0 \mathrm{~mA}(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, High-speed on-chip oscillator stopping) |
| Flash Memory | Programming and erasure voltage | VCC $=2.7$ to 5.5 V |
|  | Programming and erasure | 10,000 times (data flash) |
|  | endurance | 1,000 times (program ROM) |
| Operating Ambient Temperature |  | -40 to $85^{\circ} \mathrm{C}$ |
|  |  | -40 to $125^{\circ} \mathrm{C}$ (option ${ }^{(1)}$ ) |
| Package |  | 48-pin mold-plastic LQFP |

## NOTES:

1. When using options, be sure to inquire about the specification.
2. $\mathrm{I}^{2} \mathrm{C}$ bus is a registered trademark of Koninklijke Philips Electronics N.V.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.


Figure $1.1 \quad$ Block Diagram

### 1.4 Product Information

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.
Table 1.3 Product Information for R8C/22 Group
Current of Aug. 2008

| Type No. | ROM Capacity | RAM Capacity | Package Type | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R5F21226DFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | D version | Flash memory version |
| R5F21227DFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21228DFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F21226JFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | $J$ version |  |
| R5F21227JFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21228JFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F2122AJFP | 96 Kbytes | 5 Kbytes | PLQP0048KB-A |  |  |
| R5F2122CJFP | 128 Kbytes ${ }^{(1)}$ | 6 Kbytes | PLQP0048KB-A |  |  |
| R5F21226KFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | K version |  |
| R5F21227KFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21228KFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F2122AKFP | 96 Kbytes | 5 Kbytes | PLQP0048KB-A |  |  |
| R5F2122CKFP | 128 Kbytes ${ }^{(1)}$ | 6 Kbytes | PLQP0048KB-A |  |  |

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger of Hardware Manual.


Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group

Table 1.4 Product Information for R8C/23 Group
Current of Aug. 2008

| Type No. | ROM Capacity |  | RAM Capacity | Package Type | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program ROM | Data Flash |  |  |  |  |
| R5F21236DFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | D version | Flash memory version |
| R5F21237DFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21238DFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F21236JFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | $J$ version |  |
| R5F21237JFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21238JFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F2123AJFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A |  |  |
| R5F2123CJFP | 128 Kbytes ${ }^{(1)}$ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A |  |  |
| R5F21236KFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | K version |  |
| R5F21237KFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A |  |  |
| R5F21238KFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A |  |  |
| R5F2123AKFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A |  |  |
| R5F2123CKFP | 128 Kbytes ${ }^{(1)}$ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A |  |  |

NOTE:

1. Do not use addresses 20000 h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger of Hardware Manual.


Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group

### 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).


Figure 1.4 Pin Assignments (Top View)

### 1.6 Pin Functions

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.
Table 1.5 Pin Functions

| Type | Symbol | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| Power Supply Input | $\begin{array}{\|l\|} \hline \text { VCC } \\ \text { VSS } \end{array}$ | 1 | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog Power Supply Input | AVCC, AVSS | I | Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset Input | $\overline{\text { RESET }}$ | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | 1 | Connect this pin to VCC via a resistor. |
| XIN Clock Input | XIN | 1 | These pins are provided for the XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. |
| XIN Clock Output | XOUT | 0 |  |
| $\overline{\text { INT }}$ Interrupt Input | $\overline{\mathrm{INT0}}$ to $\overline{\mathrm{INT3}}$ | I | $\overline{\mathrm{INT}}$ interrupt input pins. INTO Timer RD input pins. INT1 Timer RA input pins. |
| Key Input Interrupt | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KIJ}}$ | I | Key input interrupt input pins. |
| Timer RA | TRAIO | 1/O | Timer RA I/O pin. |
|  | TRAO | 0 | Timer RA output pin. |
| Timer RB | TRBO | 0 | Timer RB output pin. |
| Timer RD | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O | Timer RD I/O ports. |
|  | TRDCLK | I | External clock input pin. |
| Timer RE | TREO | 0 | Divided clock output pin. |
| Serial Interface | CLK0 | I/O | Transfer clock I/O pin. |
|  | RXD0, RXD1 | 1 | Serial data input pins. |
|  | TXD0, TXD1 | 0 | Serial data output pins. |
| ${ }^{2} \mathrm{C}$ C Bus Interface | SCL | I/O | Clock I/O pin. |
|  | SDA | 1/O | Data I/O pin. |
| Clock Synchronous Serial I/O with Chip Select | SSI | I/O | Data I/O pin. |
|  | $\overline{\text { SCS }}$ | I/O | Chip-select signal I/O pin. |
|  | SSCK | I/O | Clock I/O pin. |
|  | SSO | I/O | Data I/O pin. |
| CAN Module | CRX0 | 1 | CAN data input pin. |
|  | CTX0 | 0 | CAN data output pin. |
| Reference Voltage Input | VREF | 1 | Reference voltage input pin to A/D converter. |
| A/D Converter | AN0 to AN11 | 1 | Analog input pins to A/D converter. |
| I/O Port | $\begin{aligned} & \hline \text { P0_0 to P0_7, } \\ & \text { P1_0 to P1_7, } \\ & \text { P2_0 to P2_7, } \\ & \text { P3_0, P3_1, } \\ & \text { P3_3 to P3_5, P3_7, } \\ & \text { P4_3 to P4_5, } \\ & \text { P6_0 to P6_7 } \end{aligned}$ | I/O | CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. <br> Any port set to input can select whether to use a pull-up resistor or not by a program. |
| Input Port | P4_2, P4_6, P4_7 | I | Input only ports. |

I: Input
O: Output
I/O: Input and output

Table 1.6 Pin Name Information by Pin Number

|  |  |  | I/O Pin Functions for of Peripheral Modules |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | Clock <br> Synchronous Serial I/O with Chip Select | ${ }^{2} \mathrm{C}$ Bus Interface | CAN <br> Module | A/D Converter |
| 1 |  | P3_5 |  |  |  | SSCK | SCL |  |  |
| 2 |  | P3_3 |  |  |  | SSI |  |  |  |
| 3 |  | P3_4 |  |  |  | $\overline{\text { SCS }}$ | SDA |  |  |
| 4 | MODE |  |  |  |  |  |  |  |  |
| 5 |  | P4_3 |  |  |  |  |  |  |  |
| 6 |  | P4_4 |  |  |  |  |  |  |  |
| 7 | $\overline{\text { RESET }}$ |  |  |  |  |  |  |  |  |
| 8 | XOUT | P4_7 |  |  |  |  |  |  |  |
| 9 | VSS/AVSS |  |  |  |  |  |  |  |  |
| 10 | XIN | P4_6 |  |  |  |  |  |  |  |
| 11 | VCC/AVCC |  |  |  |  |  |  |  |  |
| 12 |  | P2_7 |  | TRDIOD1 |  |  |  |  |  |
| 13 |  | P2_6 |  | TRDIOC1 |  |  |  |  |  |
| 14 |  | P2_5 |  | TRDIOB1 |  |  |  |  |  |
| 15 |  | P2_4 |  | TRDIOA1 |  |  |  |  |  |
| 16 |  | P2_3 |  | TRDIOD0 |  |  |  |  |  |
| 17 |  | P2_2 |  | TRDIOC0 |  |  |  |  |  |
| 18 |  | P2_1 |  | TRDIOB0 |  |  |  |  |  |
| 19 |  | P2_0 |  | TRDIOA0/TRDCLK |  |  |  |  |  |
| 20 |  | P1_7 | $\overline{\text { INT1 }}$ | TRAIO |  |  |  |  |  |
| 21 |  | P1_6 |  |  | CLK0 |  |  |  |  |
| 22 |  | P1_5 | $(\overline{\text { INT1 }})^{(1)}$ | (TRAIO) ${ }^{(1)}$ | RXD0 |  |  |  |  |
| 23 |  | P1_4 |  |  | TXD0 |  |  |  |  |
| 24 |  | P1_3 | $\overline{\mathrm{KI} 3}$ |  |  |  |  |  | AN11 |
| 25 |  | P4_5 | $\overline{\text { INT0 }}$ | $\overline{\text { INTO }}$ |  |  |  |  |  |
| 26 |  | P6_6 | INT2 |  | TXD1 |  |  |  |  |
| 27 |  | P6_7 | $\overline{\text { INT3 }}$ |  | RXD1 |  |  |  |  |
| 28 |  | P1_2 | $\overline{\mathrm{KI} 2}$ |  |  |  |  |  | AN10 |
| 29 |  | P1_1 | $\overline{\mathrm{K} 11}$ |  |  |  |  |  | AN9 |
| 30 |  | P1_0 | $\overline{\mathrm{KIO}}$ |  |  |  |  |  | AN8 |
| 31 |  | P3_1 |  | TRBO |  |  |  |  |  |
| 32 |  | P3_0 |  | TRAO |  |  |  |  |  |
| 33 |  | P6_5 |  |  |  |  |  |  |  |
| 34 |  | P6_4 |  |  |  |  |  |  |  |
| 35 |  | P6_3 |  |  |  |  |  |  |  |
| 36 |  | P0_7 |  |  |  |  |  |  | AN0 |
| 37 |  | P0_6 |  |  |  |  |  |  | AN1 |
| 38 |  | P0_5 |  |  |  |  |  |  | AN2 |
| 39 |  | P0_4 |  |  |  |  |  |  | AN3 |
| 40 | VREF | P4_2 |  |  |  |  |  |  |  |
| 41 |  | P6_0 |  | TREO |  |  |  |  |  |
| 42 |  | P6_2 |  |  |  |  |  | CRX0 |  |
| 43 |  | P6_1 |  |  |  |  |  | CTX0 |  |
| 44 |  | P0_3 |  |  |  |  |  |  | AN4 |
| 45 |  | P0_2 |  |  |  |  |  |  | AN5 |
| 46 |  | P0_1 |  |  |  |  |  |  | AN6 |
| 47 |  | P0_0 |  |  |  |  |  |  | AN7 |
| 48 |  | P3_7 |  |  |  | SSO |  |  |  |

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.


| USP |
| :---: |
| ISP |
| SB |

User stack pointer Interrupt stack pointer Static base register


NOTE:

1. A register bank comprises these registers. Two sets of register banks are provided.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3.
R 0 can be split into high-order bit $(\mathrm{R} 0 \mathrm{H})$ and low-order bit $(\mathrm{ROL})$ to be used separately as 8 -bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16 -bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0.
A1 can be combined with A0 to be used a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16 -bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each.
The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is a 11 -bit register indicating the CPU status.

### 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation resulted in 0 ; otherwise, 0 .

### 2.8.4 Sign Flag (S)

The $S$ flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0 .

### 2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the $B$ flag is 0 . The register bank 1 is selected when this flag is set to 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.
An interrupt is disabled when the I flag is set to 0 , and are enabled when the I flag is set to 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0 ; USP is selected when the U flag is set to 1 .
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has greater priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0 . When read, the content is undefined.

## 3. Memory

### 3.1 R8C/22 Group

Figure 3.1 shows a Memory Map of R8C/22 Group. The R8C/22 Group has 1 Mbyte of address space from address 00000h to FFFFFh.
The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000 h to 0 FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5 -Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFR) are allocated addresses 00000h to 002 FFh and 01300 h to 0147 Fh (SFR area for CAN). The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.


Figure 3.1 Memory Map of R8C/22 Group

### 3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000 h to FFFFFh.
The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.
The internal RAM is allocated higher addresses, beginning with address 00400 h . For example, a $2.5-\mathrm{Kbyte}$ internal RAM is allocated addresses 00400 h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFR) are allocated addresses 00000 h to 002 FFh and 01300 h to 0147 Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.


Figure 3.2 Memory Map of R8C/23 Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function.
Table 4.1 to Table 4.13 list the SFR Information.
Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h |  |  |  |
| 0009h |  |  |  |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh |  |  |  |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h |  |  | 00h |
| 0012h |  |  | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h |  |  | 00h |
| 0016h |  |  | 00h |
| 0017h |  |  |  |
| 0018h |  |  |  |
| 0019 |  |  |  |
| 001Ah |  |  |  |
| 001Bh |  |  |  |
| 001Ch | Count Source Protect Mode Register | CSPR | $\begin{aligned} & \hline 00 \mathrm{~h} \\ & 10000000 \mathrm{~b}(8) \end{aligned}$ |
| 001Dh |  |  |  |
| 001Eh |  |  |  |
| 001Fh |  |  |  |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h |  |  |  |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRAO | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h |  |  |  |


| 0030h |  |  |  |
| :---: | :---: | :---: | :---: |
| 0031h | Voltage Detection Register ${ }^{(2)}$ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register $2^{(6)}$ | VCA2 | $\begin{aligned} & \hline 00 h^{(3)} \\ & 01000000 \mathrm{~b}(4) \end{aligned}$ |
| 0033h |  |  |  |
| 0034h |  |  |  |
| 0035h |  |  |  |
| 0036h | Voltage Monitor 1 Circuit Control Register ${ }^{(7)}$ | VW1C | $\begin{aligned} & 0000 \times 000 b^{(3)} \\ & 0100 \times 001 b(4) \end{aligned}$ |
| 0037h | Voltage Monitor 2 Circuit Control Register ${ }^{(5)}$ | VW2C | 00h |
| 0038h |  |  |  |
| 0039h |  |  |  |


| 003 Fh |  |  |
| :--- | :--- | :--- | :--- |

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
3. The LVDOON bit in the OFS register is set to 1 .
4. Power-on reset, voltage monitor 1 reset or the LVD0ON bit in the OFS register is set to 0 .
5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.
6. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b7.
7. Software reset, the watchdog timer rest, and the voltage monitor 2 reset do not affect other than the b0 and b6.
8. The CSPROINI bit in the OFS register is 0 .

Table 4.2 SFR Information (2)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0040h |  |  |  |
| 0041h |  |  |  |
| 0042h |  |  |  |
| 0043h | CANO Wake Up Interrupt Control Register | C01WKIC | XXXXX000b |
| 0044h | CANO Successful Reception Interrupt Control Register | CORECIC | XXXXX000b |
| 0045h | CANO Successful Transmission Interrupt Control Register | COTRMIC | XXXXX000b |
| 0046h | CAN0 State/Error Interrupt Control Register | C01ERRIC | XXXXX000b |
| 0047h |  |  |  |
| 0048h | Timer RD0 Interrupt Control Register | TRDOIC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh |  |  |  |
| 004Ch |  |  |  |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register/IIC Bus Interrupt Control Register(2) | SSUIC/IICIC | XXXXX000b |
| 0050h |  |  |  |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | S0RIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h |  |  |  |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh |  |  |  |
| 005Ch |  |  |  |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh |  |  |  |
| 005Fh |  |  |  |
| 0060h |  |  |  |
| 0061h |  |  |  |
| 0062h |  |  |  |
| 0063h |  |  |  |
| 0064h |  |  |  |
| 0065h |  |  |  |
| 0066h |  |  |  |
| 0067h |  |  |  |
| 0068h |  |  |  |
| 0069h |  |  |  |
| 006Ah |  |  |  |
| 006Bh |  |  |  |
| 006Ch |  |  |  |
| 006Dh |  |  |  |
| 006Eh |  |  |  |
| 006Fh |  |  |  |
| 0070h |  |  |  |
| 0071h |  |  |  |
| 0072h |  |  |  |
| 0073h |  |  |  |
| 0074h |  |  |  |
| 0075h |  |  |  |
| 0076h |  |  |  |
| 0077h |  |  |  |
| 0078h |  |  |  |
| 0079h |  |  |  |
| 007Ah |  |  |  |
| 007Bh |  |  |  |
| 007Ch |  |  |  |
| 007Dh |  |  |  |
| 007Eh |  |  |  |
| 007Fh |  |  |  |

X : Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.3 SFR Information (3)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0080h |  |  |  |
| 0081h |  |  |  |
| 0082h |  |  |  |
| 0083h |  |  |  |
| 0084h |  |  |  |
| 0085h |  |  |  |
| 0086h |  |  |  |
| 0087h |  |  |  |
| 0088h |  |  |  |
| 0089h |  |  |  |
| 008Ah |  |  |  |
| 008Bh |  |  |  |
| 008Ch |  |  |  |
| 008Dh |  |  |  |
| 008Eh |  |  |  |
| 008Fh |  |  |  |
| 0090h |  |  |  |
| 0091h |  |  |  |
| 0092h |  |  |  |
| 0093h |  |  |  |
| 0094h |  |  |  |
| 0095h |  |  |  |
| 0096h |  |  |  |
| 0097h |  |  |  |
| 0098h |  |  |  |
| 0099h |  |  |  |
| 009Ah |  |  |  |
| 009Bh |  |  |  |
| 009Ch |  |  |  |
| 009Dh |  |  |  |
| 009Eh |  |  |  |
| 009Fh |  |  |  |
| 00A0h | UART0 Transmit/Receive Mode Register | UOMR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h |  |  | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h |  |  | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Register | U1BRG | XXh |
| 00AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 00ABh |  |  | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh |  |  | XXh |
| 00B0h |  |  |  |
| 00B1h |  |  |  |
| 00B2h |  |  |  |
| 00B3h |  |  |  |
| 00B4h |  |  |  |
| 00B5h |  |  |  |
| 00B6h |  |  |  |
| 00B7h |  |  |  |
| 00B8h | SS Control Register H/IIC Bus Control Register $1^{(2)}$ | SSCRH/ICCR1 | 00h |
| 00B9h | SS Control Register L/IIC Bus Control Register $2^{(2)}$ | SSCRL/ICCR2 | 01111101b |
| 00BAh | SS Mode Register/IIC Bus Mode Register $1^{(2)}$ | SSMR/ICMR | 00011000b |
| 00BBh | SS Enable Register/IIC Bus Interrupt Enable Register(2) | SSER/ICIER | 00h |
| 00BCh | SS Status Register/IIC Bus Status Register ${ }^{(2)}$ | SSSR/ICSR | 00h/0000X000b |
| 00BDh | SS Mode Register 2/Slave Address Register(2) | SSMR2/SAR | 00h |
| 00BEh | SS Transmit Data Register/IIC Bus Transmit Data Register(2) | SSTDR/ICDRT | FFh |
| 00BFh | SS Receive Data Register/IIC Bus Receive Data Register(2) | SSRDR/ICDRR | FFh |

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.4 SFR Information (4)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 00C0h | A/D Register | AD | XXh |
| 00C1h |  |  | XXh |
| 00C2h |  |  |  |
| 00C3h |  |  |  |
| 00C4h |  |  |  |
| 00C5h |  |  |  |
| 00C6h |  |  |  |
| 00C7h |  |  |  |
| 00C8h |  |  |  |
| 00C9h |  |  |  |
| 00CAh |  |  |  |
| 00CBh |  |  |  |
| 00CCh |  |  |  |
| 00CDh |  |  |  |
| 00CEh |  |  |  |
| 00CFh |  |  |  |
| 00D0h |  |  |  |
| 00D1h |  |  |  |
| 00D2h |  |  |  |
| 00D3h |  |  |  |
| 00D4h | A/D Control Register 2 | ADCON2 | 00h |
| 00D5h |  |  |  |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h |  |  |  |
| 00D9h |  |  |  |
| 00DAh |  |  |  |
| 00DBh |  |  |  |
| 00DCh |  |  |  |
| 00DDh |  |  |  |
| 00DEh |  |  |  |
| 00DFh |  |  |  |
| 00EOh | Port P0 Register | P0 | XXh |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h |  |  |  |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh |  |  |  |
| 00ECh | Port P6 Register | P6 | XXh |
| 00EDh |  |  |  |
| 00EEh | Port P6 Direction Register | PD6 | 00h |
| 00EFh |  |  |  |
| 00FOh |  |  |  |
| 00F1h |  |  |  |
| 00F2h |  |  |  |
| 00F3h |  |  |  |
| 00F4h |  |  |  |
| 00F5h | UART1 Function Select Register | U1SR | XXh |
| 00F6h |  |  |  |
| 00F7h |  |  |  |
| 00F8h | Port Mode Register | PMR | 00h |
| 00F9h | External Input Enable Register | INTEN | 00h |
| 00FAh | INT Input Filter Select Register | INTF | 00h |
| 00FBh | Key Input Enable Register | KIEN | 00h |
| 00FCh | Pull-Up Control Register 0 | PUR0 | 00h |
| 00FDh | Pull-Up Control Register 1 | PUR1 | XX00XX00b |
| 00FEh |  |  |  |
| 00FFh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h |  |  |  |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary | TRBPR | FFh |
| 010Fh |  |  |  |
| 0110h |  |  |  |
| 0111h |  |  |  |
| 0112h |  |  |  |
| 0113h |  |  |  |
| 0114h |  |  |  |
| 0115h |  |  |  |
| 0116h |  |  |  |
| 0117h |  |  |  |
| 0118h | Timer RE Counter Data Register | TRESEC | 00h |
| 0119h | Timer RE Compare Data Register | TREMIN | 00h |
| 011Ah |  |  |  |
| 011Bh |  |  |  |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh |  |  |  |
| 0120h |  |  |  |
| 0121h |  |  |  |
| 0122h |  |  |  |
| 0123h |  |  |  |
| 0124h |  |  |  |
| 0125h |  |  |  |
| 0126h |  |  |  |
| 0127h |  |  |  |
| 0128h |  |  |  |
| 0129h |  |  |  |
| 012Ah |  |  |  |
| 012Bh |  |  |  |
| 012Ch |  |  |  |
| 012Dh |  |  |  |
| 012Eh |  |  |  |
| 012Fh |  |  |  |
| 0130h |  |  |  |
| 0131h |  |  |  |
| 0132h |  |  |  |
| 0133h |  |  |  |
| 0134h |  |  |  |
| 0135h |  |  |  |
| 0136h |  |  |  |
| 0137h | Timer RD Start Register | TRDSTR | 11111100b |
| 0138h | Timer RD Mode Register | TRDMR | 00001110b |
| 0139h | Timer RD PWM Mode Register | TRDPMR | 10001000b |
| 013Ah | Timer RD Function Control Register | TRDFCR | 10000000b |
| 013Bh | Timer RD Output Master Enable Register 1 | TRDOER1 | FFh |
| 013Ch | Timer RD Output Master Enable Register 2 | TRDOER2 | 01111111b |
| 013Dh | Timer RD Output Control Register | TRDOCR | 00h |
| 013Eh | Timer RD Digital Filter Function Select Register 0 | TRDDF0 | 00h |
| 013Fh | Timer RD Digital Filter Function Select Register 1 | TRDDF1 | 00h |

X : Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.6 SFR Information (6) ${ }^{(1)}$

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0140h | Timer RD Control Register 0 | TRDCR0 | 00h |
| 0141h | Timer RD I/O Control Register A0 | TRDIORA0 | 10001000b |
| 0142h | Timer RD I/O Control Register C0 | TRDIORC0 | 10001000b |
| 0143h | Timer RD Status Register 0 | TRDSR0 | 11100000b |
| 0144h | Timer RD Interrupt Enable Register 0 | TRDIER0 | 11100000b |
| 0145h | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b |
| 0146h | Timer RD Counter 0 | TRD0 | 00h |
| 0147h |  |  | 00h |
| 0148h | Timer RD General Register A0 | TRDGRA0 | FFh |
| 0149h |  |  | FFh |
| 014Ah | Timer RD General Register B0 | TRDGRB0 | FFh |
| 014Bh |  |  | FFh |
| 014Ch | Timer RD General Register C0 | TRDGRC0 | FFh |
| 014Dh |  |  | FFh |
| 014Eh | Timer RD General Register D0 | TRDGRD0 | FFh |
| 014Fh |  |  | FFh |
| 0150h | Timer RD Control Register 1 | TRDCR1 | 00h |
| 0151h | Timer RD I/O Control Register A1 | TRDIORA1 | 10001000b |
| 0152h | Timer RD I/O Control Register C1 | TRDIORC1 | 10001000b |
| 0153h | Timer RD Status Register 1 | TRDSR1 | 11000000b |
| 0154h | Timer RD Interrupt Enable Register 1 | TRDIER1 | 11100000b |
| 0155h | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b |
| 0156h | Timer RD Counter 1 | TRD1 | 00h |
| 0157h |  |  | 00h |
| 0158h | Timer RD General Register A1 | TRDGRA1 | FFh |
| 0159h |  |  | FFh |
| 015Ah | Timer RD General Register B1 | TRDGRB1 | FFh |
| 015Bh |  |  | FFh |
| 015Ch | Timer RD General Register C1 | TRDGRC1 | FFh |
| 015Dh |  |  | FFh |
| 015Eh | Timer RD General Register D1 | TRDGRD1 | FFh |
| 015Fh |  |  | FFh |
| 0160h |  |  |  |
| 0161h |  |  |  |
| 0162h |  |  |  |
| 0163h |  |  |  |
| 0164h |  |  |  |
| 0165h |  |  |  |
| 0166h |  |  |  |
| 0167h |  |  |  |
| 0168h |  |  |  |
| 0169h |  |  |  |
| 016Ah |  |  |  |
| 016Bh |  |  |  |
| 016Ch |  |  |  |
| 016Dh |  |  |  |
| 016Eh |  |  |  |
| 016Fh |  |  |  |
| 0170h |  |  |  |
| 0171h |  |  |  |
| 0172h |  |  |  |
| 0173h |  |  |  |
| 0174h |  |  |  |
| 0175h |  |  |  |
| 0176h |  |  |  |
| 0177h |  |  |  |
| 0178h |  |  |  |
| 0179h |  |  |  |
| 017Ah |  |  |  |
| 017Bh |  |  |  |
| 017Ch |  |  |  |
| 017Dh |  |  |  |
| 017Eh |  |  |  |
| 017Fh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7) ${ }^{(1)}$

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0180h |  |  |  |
| 0181h |  |  |  |
| 0182h |  |  |  |
| 0183h |  |  |  |
| 0184h |  |  |  |
| 0185h |  |  |  |
| 0186h |  |  |  |
| 0187h |  |  |  |
| 0188h |  |  |  |
| 0189h |  |  |  |
| 018Ah |  |  |  |
| 018Bh |  |  |  |
| 018Ch |  |  |  |
| 018Dh |  |  |  |
| 018Eh |  |  |  |
| 018Fh |  |  |  |
| 0190h |  |  |  |
| 0191h |  |  |  |
| 0192h |  |  |  |
| 0193h |  |  |  |
| 0194h |  |  |  |
| 0195h |  |  |  |
| 0196h |  |  |  |
| 0197h |  |  |  |
| 0198h |  |  |  |
| 0199h |  |  |  |
| 019Ah |  |  |  |
| 019Bh |  |  |  |
| 019Ch |  |  |  |
| 019Dh |  |  |  |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h |  |  |  |
| 01A1h |  |  |  |
| 01A2h |  |  |  |
| 01A3h |  |  |  |
| 01A4h |  |  |  |
| 01A5h |  |  |  |
| 01A6h |  |  |  |
| 01A7h |  |  |  |
| 01A8h |  |  |  |
| 01A9h |  |  |  |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh |  |  |  |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |
| 01B0h |  |  |  |
| 01B1h |  |  |  |
| 01B2h |  |  |  |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h |  |  |  |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h |  |  |  |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h |  |  |  |
| 01B9h |  |  |  |
| 01BAh |  |  |  |
| 01BBh |  |  |  |


| 01FDh |  |  |  |
| :--- | :--- | :--- | :--- |
| 01FEh |  |  |  |
| 01FFh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

## Table 4.8 SFR Information (8)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 1300h | CAN0 Message Control Register 0 | COMCTLO | 00h |
| 1301h | CANO Message Control Register 1 | C0MCTL1 | 00h |
| 1302h | CANO Message Control Register 2 | COMCTL2 | 00h |
| 1303h | CANO Message Control Register 3 | C0MCTL3 | 00h |
| 1304h | CANO Message Control Register 4 | COMCTL4 | 00h |
| 1305h | CANO Message Control Register 5 | COMCTL5 | 00h |
| 1306h | CANO Message Control Register 6 | C0MCTL6 | 00h |
| 1307h | CANO Message Control Register 7 | COMCTL7 | 00h |
| 1308h | CANO Message Control Register 8 | C0MCTL8 | 00h |
| 1309h | CANO Message Control Register 9 | C0MCTL9 | 00h |
| 130Ah | CANO Message Control Register 10 | C0MCTL10 | 00h |
| 130Bh | CANO Message Control Register 11 | C0MCTL11 | 00h |
| 130Ch | CANO Message Control Register 12 | C0MCTL12 | 00h |
| 130Dh | CANO Message Control Register 13 | C0MCTL13 | 00h |
| 130Eh | CANO Message Control Register 14 | C0MCTL14 | 00h |
| 130Fh | CANO Message Control Register 15 | C0MCTL15 | 00h |
| 1310h | CAN0 Control Register | COCTLR | X0000001b |
| 1311h |  |  | XX0X0000b |
| 1312h | CANO Status Register | COSTR | 00h |
| 1313h |  |  | X0000001b |
| 1314h | CANO Slot Status Register | COSSTR | 00h |
| 1315h |  |  | 00h |
| 1316h | CANO Interrupt Control Register | COICR | 00h |
| 1317h |  |  | 00h |
| 1318h | CANO Extended ID Register | COIDR | 00h |
| 1319h |  |  | 00h |
| 131Ah | CANO Configuration Register | COCONR | XXh |
| 131Bh |  |  | XXh |
| 131Ch | CANO Receive Error Count Register | CORECR | 00h |
| 131Dh | CANO Transmit Error Count Register | COTECR | 00h |
| 131Eh |  |  |  |
| 131Fh |  |  |  |
| 1320h |  |  |  |
| 1321h |  |  |  |
| 1322h |  |  |  |
| 1323h |  |  |  |
| 1324h |  |  |  |
| 1325h |  |  |  |
| 1326h |  |  |  |
| 1327h |  |  |  |
| 1328h |  |  |  |
| 1329h |  |  |  |
| 132Ah |  |  |  |
| 132Bh |  |  |  |
| 132Ch |  |  |  |
| 132Dh |  |  |  |
| 132Eh |  |  |  |
| 132Fh |  |  |  |
| 1330h |  |  |  |
| 1331h |  |  |  |
| 1332h |  |  |  |
| 1333h |  |  |  |
| 1334h |  |  |  |
| 1335h |  |  |  |
| 1336h |  |  |  |
| 1337h |  |  |  |
| 1338h |  |  |  |
| 1339h |  |  |  |
| 133Ah |  |  |  |
| 133Bh |  |  |  |
| 133Ch |  |  |  |
| 133Dh |  |  |  |
| 133Eh |  |  |  |
| 133Fh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.9 SFR Information (9)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 1340h |  |  |  |
| 1341h |  |  |  |
| 1342h | CANO Acceptance Filter Support Register | COAFS | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 1343h |  |  |  |
| 1344h |  |  |  |
| 1345h |  |  |  |
| 1346h |  |  |  |
| 1347h |  |  |  |
| 1348h |  |  |  |
| 1349h |  |  |  |
| 134Ah |  |  |  |
| 134Bh |  |  |  |
| 134Ch |  |  |  |
| 134Dh |  |  |  |
| 134Eh |  |  |  |
| 134Fh |  |  |  |
| 1350h |  |  |  |
| 1351h |  |  |  |
| 1352h |  |  |  |
| 1353h |  |  |  |
| 1354h |  |  |  |
| 1355h |  |  |  |
| 1356h |  |  |  |
| 1357h |  |  |  |
| 1358h |  |  |  |
| 1359h |  |  |  |
| 135Ah |  |  |  |
| 135Bh |  |  |  |
| 135Ch |  |  |  |
| 135Dh |  |  |  |
| 135Eh |  |  |  |
| 135Fh | CAN0 Clock Select Register | CCLKR | 00h |
| 1360h | CANO Slot 0: Identifier/DLC |  | XXh |
| 1361h |  |  | XXh |
| 1362h |  |  | XXh |
| 1363h |  |  | XXh |
| 1364h |  |  | XXh |
| 1365h |  |  | XXh |
| 1366h | CANO Slot 0: Data Field |  | XXh |
| 1367h |  |  | XXh |
| 1368h |  |  | XXh |
| 1369h |  |  | XXh |
| 136Ah |  |  | XXh |
| 136Bh |  |  | XXh |
| 136Ch |  |  | XXh |
| 136Dh |  |  | XXh |
| 136Eh | CAN0 Slot 0: Time Stamp |  | XXh |
| 136Fh |  |  | XXh |
| 1370h | CAN0 Slot 1: Identifier/DLC |  | XXh |
| 1371h |  |  | XXh |
| 1372h |  |  | XXh |
| 1373h |  |  | XXh |
| 1374h |  |  | XXh |
| 1375h |  |  | XXh |
| 1376h | CANO Slot 1: Data Field |  | XXh |
| 1377h |  |  | XXh |
| 1378h |  |  | XXh |
| 1379h |  |  | XXh |
| 137Ah |  |  | XXh |
| 137Bh |  |  | XXh |
| 137Ch |  |  | XXh |
| 137Dh |  |  | XXh |
| 137Eh | CAN0 Slot 1: Time Stamp |  | XXh |
| 137Fh |  |  | XXh |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.10 SFR Information (10)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 1380h | CAN0 Slot 2: Identifier/DLC |  | XXh |
| 1381h |  |  | XXh |
| 1382h |  |  | XXh |
| 1383h |  |  | XXh |
| 1384h |  |  | XXh |
| 1385h |  |  | XXh |
| 1386h | CANO Slot 2: Data Field |  | XXh |
| 1387h |  |  | XXh |
| 1388h |  |  | XXh |
| 1389h |  |  | XXh |
| 138Ah |  |  | XXh |
| 138Bh |  |  | XXh |
| 138Ch |  |  | XXh |
| 138Dh |  |  | XXh |
| 138Eh | CANO Slot 2: Time Stamp |  | XXh |
| 138Fh |  |  | XXh |
| 1390h | CAN0 Slot 3: Identifier/DLC |  | XXh |
| 1391h |  |  | XXh |
| 1392h |  |  | XXh |
| 1393h |  |  | XXh |
| 1394h |  |  | XXh |
| 1395h |  |  | XXh |
| 1396h | CAN0 Slot 3: Data Field |  | XXh |
| 1397h |  |  | XXh |
| 1398h |  |  | XXh |
| 1399h |  |  | XXh |
| 139Ah |  |  | XXh |
| 139Bh |  |  | XXh |
| 139Ch |  |  | XXh |
| 139Dh |  |  | XXh |
| 139Eh | CAN0 Slot 3: Time Stamp |  | XXh |
| 139Fh |  |  | XXh |
| 13A0h | CANO Slot 4: Identifier/DLC |  | XXh |
| 13A1h |  |  | XXh |
| 13A2h |  |  | XXh |
| 13A3h |  |  | XXh |
| 13A4h |  |  | XXh |
| 13A5h |  |  | XXh |
| 13A6h | CAN0 Slot 4: Data Field |  | XXh |
| 13A7h |  |  | XXh |
| 13A8h |  |  | XXh |
| 13A9h |  |  | XXh |
| 13AAh |  |  | XXh |
| 13ABh |  |  | XXh |
| 13ACh |  |  | XXh |
| 13ADh |  |  | XXh |
| 13AEh | CANO Slot 4: Time Stamp |  | XXh |
| 13AFh |  |  | XXh |
| 13B0h | CANO Slot 5: Identifier/DLC |  | XXh |
| 13B1h |  |  | XXh |
| 13B2h |  |  | XXh |
| 13B3h |  |  | XXh |
| 13B4h |  |  | XXh |
| 13B5h |  |  | XXh |
| 13B6h | CANO Slot 5: Data Field |  | XXh |
| 13B7h |  |  | XXh |
| 13B8h |  |  | XXh |
| 13B9h |  |  | XXh |
| 13BAh |  |  | XXh |
| 13BBh |  |  | XXh |
| 13BCh |  |  | XXh |
| 13BDh |  |  | XXh |
| 13BEh | CAN0 Slot 5: Time Stamp |  | XXh |
| 13BFh |  |  | XXh |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.11 SFR Information (11)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 13C0h | CANO Slot 6: Identifier/DLC |  | XXh |
| 13C1h |  |  | XXh |
| 13C2h |  |  | XXh |
| 13C3h |  |  | XXh |
| 13C4h |  |  | XXh |
| 13C5h |  |  | XXh |
| 13C6h | CANO Slot 6: Data Field |  | XXh |
| 13C7h |  |  | XXh |
| 13C8h |  |  | XXh |
| 13C9h |  |  | XXh |
| 13CAh |  |  | XXh |
| 13CBh |  |  | XXh |
| 13CCh |  |  | XXh |
| 13CDh |  |  | XXh |
| 13CEh | CANO Slot 6: Time Stamp |  | XXh |
| 13CFh |  |  | XXh |
| 13D0h | CAN0 Slot 7: Identifier/DLC |  | XXh |
| 13D1h |  |  | XXh |
| 13D2h |  |  | XXh |
| 13D3h |  |  | XXh |
| 13D4h |  |  | XXh |
| 13D5h |  |  | XXh |
| 13D6h | CAN0 Slot 7: Data Field |  | XXh |
| 13D7h |  |  | XXh |
| 13D8h |  |  | XXh |
| 13D9h |  |  | XXh |
| 13DAh |  |  | XXh |
| 13DBh |  |  | XXh |
| 13DCh |  |  | XXh |
| 13DDh |  |  | XXh |
| 13DEh | CAN0 Slot 7: Time Stamp |  | XXh |
| 13DFh |  |  | XXh |
| 13E0h | CAN0 Slot 8: Identifier/DLC |  | XXh |
| 13E1h |  |  | XXh |
| 13E2h |  |  | XXh |
| 13E3h |  |  | XXh |
| 13E4h |  |  | XXh |
| 13E5h |  |  | XXh |
| 13E6h | CAN0 Slot 8: Data Field |  | XXh |
| 13E7h |  |  | XXh |
| 13E8h |  |  | XXh |
| 13E9h |  |  | XXh |
| 13EAh |  |  | XXh |
| 13EBh |  |  | XXh |
| 13ECh |  |  | XXh |
| 13EDh |  |  | XXh |
| 13EEh | CAN0 Slot 8: Time Stamp |  | XXh |
| 13EFh |  |  | XXh |
| 13F0h | CAN0 Slot 9: Identifier/DLC |  | XXh |
| 13F1h |  |  | XXh |
| 13F2h |  |  | XXh |
| 13F3h |  |  | XXh |
| 13F4h |  |  | XXh |
| 13F5h |  |  | XXh |
| 13F6h | CAN0 Slot 9: Data Field |  | XXh |
| 13F7h |  |  | XXh |
| 13F8h |  |  | XXh |
| 13F9h |  |  | XXh |
| 13FAh |  |  | XXh |
| 13FBh |  |  | XXh |
| 13FCh |  |  | XXh |
| 13FDh |  |  | XXh |
| 13FEh | CANO Slot 9: Time Stamp |  | XXh |
| 13FFh |  |  | XXh |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.12 SFR Information (12)(1)

| Address | Register | Symbol |  Afterreset <br> XXh  <br> XXh  <br> XXh  <br> XXh  <br> XXh  <br> XXh  <br> XXh  |
| :---: | :---: | :---: | :---: |
| 1400h | CANO Slot 10: Identifier/DLC |  |  |
| 1401h |  |  |  |
| 1402h |  |  |  |
| 1403h |  |  |  |
| 1404h |  |  |  |
| 1405h |  |  |  |
| 1406h | CANO Slot 10: Data Field |  | XXhXXhXXhXXhXXhXXhXXhXXhXXh |
| 1407h |  |  |  |
| 1408h |  |  |  |
| 1409h |  |  |  |
| 140Ah |  |  |  |
| 140Bh |  |  |  |
| 140Ch |  |  |  |
| 140Dh |  |  |  |
| 140Eh | CAN0 Slot 10: Time Stamp |  | $\begin{array}{\|l\|} \hline \text { XXh } \\ \text { XXh } \\ \hline \end{array}$ |
| 140Fh |  |  |  |
| 1410h | CAN0 Slot 11: Identifier/DLC |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 1411h |  |  |  |
| 1412h |  |  |  |
| 1413h |  |  |  |
| 1414h |  |  |  |
| 1415h |  |  |  |
| 1416h | CAN0 Slot 11: Data Field |  | XXhXXhXXhXXhXXhXXhXXhXXh |
| 1417h |  |  |  |
| 1418h |  |  |  |
| 1419h |  |  |  |
| 141Ah |  |  |  |
| 141Bh |  |  |  |
| 141Ch |  |  |  |
| 141Dh |  |  |  |
| 141Eh | CANO Slot 11: Time Stamp |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 141Fh |  |  |  |
| 1420h | CAN0 Slot 12: Identifier/DLC |  | XXhXXhXXhXXhXXhXXh |
| 1421h |  |  |  |
| 1422h |  |  |  |
| 1423h |  |  |  |
| 1424h |  |  |  |
| 1425h |  |  |  |
| 1426h | CANO Slot 12: Data Field |  | XXhXXhXXhXXh$X X X h$$X X X$$X X h$$X X h$$X X h$ |
| 1427h |  |  |  |
| 1428h |  |  |  |
| 1429h |  |  |  |
| 142Ah |  |  |  |
| 142Bh |  |  |  |
| 142Ch |  |  |  |
| 142Dh |  |  |  |
| 142Eh | CAN0 Slot 12: Time Stamp |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 142Fh |  |  |  |
| 1430h | CANO Slot 13: Identifier/DLC |  | XXhXXhXXhXXhXXhXXh |
| 1431h |  |  |  |
| 1432h |  |  |  |
| 1433h |  |  |  |
| 1434h |  |  |  |
| 1435h |  |  |  |
| 1436h | CAN0 Slot 13: Data Field |  | XXhXXhXXhXXhXXhXXhXXhXXh |
| 1437h |  |  |  |
| 1438 |  |  |  |
| 1439h |  |  |  |
| 143Ah |  |  |  |
| 143Bh |  |  |  |
| 143Ch |  |  |  |
| 143Dh |  |  |  |
| 143Eh | CAN0 Slot 13: Time Stamp |  | XXh |
| 143Fh |  |  | XXh |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.13 SFR Information (13)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 1440h | CAN0 Slot 14: Identifier/DLC |  | $\begin{array}{\|l\|} \hline \text { XXh } \\ \text { XXh } \\ \text { XXh } \\ \text { XXh } \\ \text { XXh } \\ \text { XXh } \\ \hline \end{array}$ |
| 1441h |  |  |  |
| 1442h |  |  |  |
| 1443h |  |  |  |
| 1444h |  |  |  |
| 1445h |  |  |  |
| 1446h | CAN0 Slot 14: Data Field |  | XXhXXhXXhXXhXXhXXhXXhXXh |
| 1447h |  |  |  |
| 1448h |  |  |  |
| 1449h |  |  |  |
| 144Ah |  |  |  |
| 144Bh |  |  |  |
| 144Ch |  |  |  |
| 144Dh |  |  |  |
| 144Eh | CANO Slot 14: Time Stamp |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 144Fh |  |  |  |
| 1450h | CAN0 Slot 15: Identifier/DLC |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 1451h |  |  |  |
| 1452h |  |  |  |
| 1453h |  |  |  |
| 1454h |  |  |  |
| 1455h |  |  |  |
| 1456h | CANO Slot 15: Data Field |  | XXhXXhXXhXXhXXhXXhXXhXXh |
| 1457h |  |  |  |
| 1458h |  |  |  |
| 1459h |  |  |  |
| 145Ah |  |  |  |
| 145Bh |  |  |  |
| 145Ch |  |  |  |
| 145Dh |  |  |  |
| 145Eh | CANO Slot 15: Time Stamp |  | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \end{aligned}$ |
| 145Fh |  |  |  |
| 1460h | CANO Global Mask Register | C0GMR | XXhXXhXXhXXhXXhXXh |
| 1461h |  |  |  |
| 1462h |  |  |  |
| 1463h |  |  |  |
| 1464h |  |  |  |
| 1465h |  |  |  |
| 1466h | CANO Local Mask A Register | COLMAR | XXhXXhXXhXXhXXhXXh |
| 1467h |  |  |  |
| 1468h |  |  |  |
| 1469h |  |  |  |
| 146Ah |  |  |  |
| 146Bh |  |  |  |
| 146Ch | CANO Local Mask B Register | COLMBR | XXhXXhXXhXXhXXhXXh |
| 146Dh |  |  |  |
| 146Eh |  |  |  |
| 146Fh |  |  |  |
| 1470h |  |  |  |
| 1471h |  |  |  |
| 1472h |  |  |  |
| 1473h |  |  |  |
| 1474h |  |  |  |
| 1475h |  |  |  |


| FFFFh | Option Function Select Register | OFS | (Note 2) |
| :--- | :--- | :--- | :--- |

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

## 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| V | Input voltage |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $-40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$ | 300 | mW |
|  |  | $85^{\circ} \mathrm{C}<\mathrm{Topr} \leq 125^{\circ} \mathrm{C}$ | mW |  |
| Topr | Operating ambient temperature |  | -40 to $85(\mathrm{D}, \mathrm{J}$ version) $/$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | -40 to $125(\mathrm{~K}$ version) |  |
| Tstg | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

Table 5.2 Recommended Operating Conditions

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  | 2.7 | - | 5.5 | V |
| Vss/AVcc | Supply voltage |  |  | - | 0 | - | V |
| VIH | Input "H" voltage |  |  | 0.8 Vcc | - | Vcc | V |
| VIL | Input "L" voltage |  |  | 0 | - | 0.2Vcc | V |
| IOH (sum) | Peak sum output "H" current | Sum of all Pins IoH (peak) |  | - | - | -60 | mA |
| IOH (peak) | Peak output "H" current |  |  | - | - | -10 | mA |
| IOH(avg) | Average output "H" current |  |  | - | - | -5 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all Pins lol (peak) |  | - | - | 60 | mA |
| IOL(peak) | Peak output "L" currents |  |  | - | - | 10 | mA |
| IOL(avg) | Average output "L" current |  |  | - | - | 5 | mA |
| f (XIN) | XIN clock input oscillation frequency |  | $\begin{aligned} & \hline 3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 0 | - | 20 | MHz |
|  |  |  | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | 0 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
| - | System clock | $\text { OCD2 }=0$ <br> When XIN clock is selected. | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 0 | - | 20 | MHz |
|  |  |  | $\begin{aligned} & \hline 3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 0 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  | $\text { OCD2 }=1$ <br> When on-chip oscillator clock is selected. | $\text { FRA01 }=0$ <br> When low-speed onchip oscillator clock is selected. | - | 125 | - | kHz |
|  |  |  | $\text { FRA01 = } 1$ <br> When high-speed onchip oscillator clock is selected. $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | - | - | 20 | MHz |
|  |  |  | FRA01 = 1 <br> When high-speed onchip oscillator clock is selected. | - | - | 10 | MHz |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  | Vref = AVcc | - | - | 10 | Bits |
| - | Absolute Accuracy | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=5.0 \mathrm{~V}$ | - | - | $\pm 3$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=5.0 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
|  |  | 10-bit mode | $\phi \mathrm{AD}=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=3.3 \mathrm{~V}$ | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=3.3 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
| Rladder | Resistor ladder |  | Vref = AVcc | 10 | - | 40 | k $\Omega$ |
| tconv | Conversion time | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=5.0 \mathrm{~V}$ | 3.3 | - | - | $\mu \mathrm{S}$ |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}_{\text {ref }}=\mathrm{AVcc}=5.0 \mathrm{~V}$ | 2.8 | - | - | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  |  | 2.7 | - | AVcc | V |
| VIA | Analog input voltage(2) |  |  | 0 | - | AVcc | V |
| - | A/D operating clock frequency | Without sample \& hold |  | 0.25 | - | 10 | MHz |
|  |  | With sample \& hold |  | 1 | - | 10 | MHz |

NOTES:

1. $\mathrm{Vcc}=\mathrm{AVcc}=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. When analog input voltage exceeds reference voltage, $A / D$ conversion result is $3 F F h$ in 10 -bit mode, FFh in 8 -bit mode.


Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ | R8C/22 Group | 100(3) | - | - | times |
|  |  | R8C/23 Group | 1,000 ${ }^{(3)}$ | - | - | times |
| - | Byte program time |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.4 | 9 | S |
| td(SR-SUS) | Time delay from suspend request until erase suspend |  | - | - | $\begin{aligned} & 97+\text { CPU clock } \\ & \times 6 \text { cycle } \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{S}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} \hline 3+\text { CPU clock } \\ \times 4 \text { cycle } \end{gathered}$ | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(7)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{VCC}=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 1,000 ), each block can be erased $n$ times
For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data Flash Block A, Block B) Electrical Characteristics ${ }^{(4)}$

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ |  | 10,000(3) | - | - | times |
| - | Byte program time <br> (Program/erase endurance $\leq 1,000$ times) |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Byte program time <br> (Program/erase endurance $>1,000$ times) |  | - | 65 | - | $\mu \mathrm{s}$ |
| - | Block erase time (Program/erase endurance $\leq 1,000$ times) |  | - | 0.2 | 9 | s |
| - | Block erase time <br> (Program/erase endurance $>1,000$ times) |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until erase suspend |  | - | - | $\begin{aligned} & \hline 97+ \text { CPU clock } \\ & \times 6 \text { cycle } \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} 3+\text { CPU clock } \\ \times 4 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | -40 | - | 85(8) | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(9)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $V C C=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ ( K version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=10,000)$, each block can be erased $n$ times.
For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Minimum endurance to guarantee all electrical characteristics after program and erase ( 1 to Min. value can be guaranteed).
4. Standard of block $A$ and block $B$ when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks $A$ and $B$ can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. $125^{\circ} \mathrm{C}$ for K version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.

Suspend request
(Maskable interrupt request)


Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det1 | Voltage detection level( 3,4 ) |  | 2.70 | 2.85 | 3.00 | V |
| td(Vdet1-A) | Voltage monitor 1 reset generation time ${ }^{(5)}$ |  | - | 40 | 200 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc $=5.0 \mathrm{~V}$ | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts ${ }^{(2)}$ |  | - | - | 100 | $\mu \mathrm{S}$ |
| Vccmin | MCU operating voltage minimum value |  | 2.70 | - | - | V |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( D , J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ( K version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .
3. Hold Vdet2 $>$ Vdet1.
4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V .
5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdett when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until $\mathrm{Vcc}=2.0 \mathrm{~V}$ after the voltage passes Vdet1 when the power supply falls.

Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet2 | Voltage detection level(4) |  | 3.3 | 3.6 | 3.9 | V |
| td(Vdet2-A) | Voltage monitor 2 reset/interrupt request generation time ${ }^{(2,5)}$ |  | - | 40 | 200 | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA27 $=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(3) |  | - | - | 100 | $\mu \mathrm{s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version).
2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .
4. Hold Vdet2 $>$ Vdet1.
5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until $\mathrm{Vcc}=2.0 \mathrm{~V}$ after the voltage passes V det2 when the power supply falls.

Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics(3)

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vpor1 | Power-on reset valid voltage ${ }^{(4)}$ |  | - | - | 0.1 | V |
| Vpor2 | Power-on reset or voltage monitor 1 valid voltage |  | 0 | - | Vdet1 | V |
| trth | External power Vcc rise gradient | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ | 20(2) | - | - | $\mathrm{mV} / \mathrm{msec}$ |
|  |  | $\mathrm{Vcc}>3.6 \mathrm{~V}$ | 20(2) | - | 2,000 | $\mathrm{mV} / \mathrm{msec}$ |

NOTES:

1. Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( D , J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $\mathrm{V}_{\text {por2 }} \geq 1.0 \mathrm{~V}$
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0 , the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
 reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}$, maintain tw (por1) for 3,000 s or more if $-40^{\circ} \mathrm{C} \leq$ Topr $<-20^{\circ} \mathrm{C}$.


Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO40M | High-speed on-chip oscillator frequency temperature <br> - supply voltage dependence | $\begin{aligned} & \mathrm{Vcc}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V}, \\ & 0^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 60^{\circ} \mathrm{C}(2) \end{aligned}$ | 39.2 | 40 | 40.8 | MHz |
|  |  | $\begin{aligned} & \text { VcC }=3.0 \mathrm{~V} \text { to } 5.25 \mathrm{~V}, \\ & -20^{\circ} \mathrm{C} \leq \operatorname{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38.8 | 40 | 41.2 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{Vcc}=3.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38.4 | 40 | 41.6 | MHz |
|  |  | $\begin{aligned} & \mathrm{Vcc}=3.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}^{(2)} \end{aligned}$ | 38.0 | 40 | 42.0 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{VcC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}(2) \end{aligned}$ | 37.6 | 40 | 42.4 | MHz |
| - | The value of the FRA1 register when the reset is deasserted |  | 08h | 40 | F7h | - |
| - | High-speed on-chip oscillator adjustment range | Adjust the FRA1 register to -1 bit (the value when the reset is deasserted) | - | + 0.3 | - | MHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{S}$ |
| - | Self power consumption when high-speed on-chip oscillator oscillating | $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{Topr}=25^{\circ} \mathrm{C}$ | - | 600 | - | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( D , J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 40 | 125 | 250 | kHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{s}$ |
| - | Self power consumption when low-speed on-chip oscillator oscillating | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 15 | - | $\mu \mathrm{A}$ |

NOTE:

1. $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  | Unit |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. |  | Max. |
| td(P-R) | Time for internal power supply stabilization during <br> power-on(2) |  | 1 | - | 2000 | $\mu \mathrm{~s}$ |
| $\operatorname{td}(\mathrm{R}-\mathrm{S})$ | STOP exit time ${ }^{(3)}$ |  | - | - | 150 | $\mu \mathrm{~s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7$ to 5.5 V and $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ ( K version), unless otherwise specified.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.

Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select ${ }^{(1)}$

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSucyc | SSCK clock cycle time |  |  |  | 4 | - | - | tCYC ${ }^{(2)}$ |
| thi | SSCK clock "H" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tıo | SSCK clock "L" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tRISE | SSCK clock rising time | Master |  | - | - | 1 | tCYC(2) |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{S}$ |
| tFALL | SSCK clock falling time | Master |  | - | - | 1 | tcyc ${ }^{(2)}$ |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{S}$ |
| tsu | SSO, SSI data input setup time |  |  | 100 | - | - | ns |
| th | SSO, SSI data input hold time |  |  | 1 | - | - | tcyc ${ }^{(2)}$ |
| tLEAD | $\overline{\text { SCS }}$ setup time | Slave |  | 1tcyc + 50 | - | - | ns |
| tLAG | $\overline{\text { SCS }}$ hold time | Slave |  | 1tcyc + 50 | - | - | ns |
| tod | SSO, SSI data output delay time |  |  | - | - | 1 | tcyc ${ }^{(2)}$ |
| tSA | SSI slave access time |  |  | - | - | 1tcyc + 100 | ns |
| tor | SSI slave out open time |  |  | - | - | 1tcyc + 100 | ns |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. $1 \mathrm{tcYC}=1 / \mathrm{f} 1(\mathrm{~s})$


4-wire bus communication mode, Master, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

Figure $5.4 \quad$ I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

4-wire bus communication mode, Slave, $\mathrm{CPHS}=1$


4-wire bus communication mode, Slave, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)


Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.13 Timing Requirements of $\mathrm{I}^{2} \mathrm{C}$ Bus Interface ${ }^{(1)}$

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSCL | SCL input cycle time |  | $\begin{gathered} \text { 12tcyc + } \\ 600^{(2)} \end{gathered}$ | - | - | ns |
| tSCLH | SCL input "H" width |  | $\begin{gathered} \hline 3 \mathrm{tcyc}+ \\ 300(2) \end{gathered}$ | - | - | ns |
| tSCLL | SCL input "L" width |  | $\begin{gathered} \hline 5 \mathrm{tcyc}+ \\ 500(2) \end{gathered}$ | - | - | ns |
| tsf | SCL, SDA input falling time |  | - | - | 300 | ns |
| tSP | SCL, SDA input spike pulse rejection time |  | - | - | $1 \mathrm{tcyc}{ }^{(2)}$ | ns |
| tBuF | SDA input bus-free time |  | $5 \mathrm{tcYC}{ }^{(2)}$ | - | - | ns |
| tSTAH | Start condition input hole time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSTAS | Retransmit start condition input setup time |  | $3 \mathrm{tcYc}{ }^{(2)}$ | - | - | ns |
| tstop | Stop condition input setup time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSOAS | Data input setup time |  | $\begin{gathered} \hline \text { 1tCYC + } \\ 20^{(2)} \end{gathered}$ | - | - | ns |
| tSDAH | Data input hold time |  | 0 | - | - | ns |

NOTES:

1. $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. $1 \mathrm{tcYC}=1 / \mathrm{f} 1(\mathrm{~s})$


NOTES

1. Start condition
2. Stop condition
3. Retransmit "Start" condition

Figure 5.7 I/O Timing of I ${ }^{2} \mathrm{C}$ Bus Interface

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V$]$

| Symbol | Parameter |  | Condition |  |  | dard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" Voltage | Except XOUT |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ |  | Vcc - 2.0 | - | Vcc | V |
|  |  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | Vcc - 0.3 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc - 2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-500 \mu \mathrm{~A}$ | Vcc - 2.0 | - | Vcc | V |
| Vol | Output "L" Voltage | Except XOUT | $\mathrm{IOL}=5 \mathrm{~mA}$ |  | - | - | 2.0 | V |
|  |  |  | lot = $200 \mu \mathrm{~A}$ |  | - | - | 0.45 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=500 \mu \mathrm{~A}$ | - | - | 2.0 | V |
| $\overline{\mathrm{V}}+\mathrm{C}$ - $\mathrm{V}^{-}$ | Hysteresis | $\overline{\mathrm{INT0}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT} 2}$, $\overline{\mathrm{INT3}}, \overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}$, $\overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO |  |  | 0.1 | 0.5 | - | V |
|  |  | $\overline{\text { RESET }}$ |  |  | 0.1 | 1.0 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-Up Resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | 30 | 50 | 167 | k $\Omega$ |
| Rfxin | Feedback Resistance | XIN |  |  | - | 1.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM Hold Voltage |  | During stop mode |  | 2.0 | - | - | V |

NOTE:

1. $V c c=4.2$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}(\mathrm{K}$ version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.15 Electrical Characteristics (2) [Vcc = 5 V$]$
(Topr $=-40$ to $85^{\circ} \mathrm{C}$ ( $\mathrm{D}, \mathrm{J}$ version) / -40 to $125^{\circ} \mathrm{C}$ (K version), Unless Otherwise Specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current ( $\mathrm{Vcc}=3.3$ to 5.5 V ) In single-chip mode, the output pins are open and other pins are Vss | High-clock mode | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 12.5 | 25.0 | mA |
|  |  |  | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 10.0 | 20.0 | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6.5 | - | mA |
|  |  |  | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 6.5 | - | mA |
|  |  |  | $\mathrm{XIN}=16 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 5.0 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6.5 | 13.0 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.2 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 FMR47 = 1 | - | 150 | 300 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation $\text { VCA2O }=0$ <br> VCA26 = VCA27 $=0$ | - | 60 | 120 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock off <br> VCA20 $=0$ <br> VCA26 = VCA27 $=0$ | - | 38 | 76 | $\mu \mathrm{A}$ |
|  |  | Stop mode $\mathrm{Topr}=25^{\circ} \mathrm{C}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA26 = VCA27 $=0$ | - | 0.8 | 3.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Stop mode } \\ & \text { Topr }=85^{\circ} \mathrm{C} \end{aligned}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA26 = VCA27 }=0$ | - | 1.2 | - | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Stop mode } \\ & \text { Topr }=125^{\circ} \mathrm{C} \end{aligned}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA26 = VCA27 }=0$ | - | 4.0 | - | $\mu \mathrm{A}$ |

Timing Requirements (Unless Otherwise Specified: Vcc =5 V, Vss = 0 V at $\mathrm{Topr}=\mathbf{2 5}^{\circ} \mathrm{C}$ ) [Vcc =5 V]
Table 5.16 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 50 | - | ns |
| twh(XIN) | XIN input "H" width | 25 | - | ns |
| tWL(XIN) | XIN input "L" width | 25 | - | ns |



Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V
Table 5.17 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns |
| twH(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure $5.9 \quad$ TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.18 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLK0 input cycle time | 200 | - | ns |
| tw(CKH) | CLK0 input "H" width | 100 | - | ns |
| tw(CKL) | CLK0 input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 5.10 Serial Interface Timing Diagram when VCc $=5 \mathrm{~V}$
Table 5.19 External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=0$ to 3 ) Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width }}$ | 250(1) | - | ns |
| tw(INL) | $\overline{\text { INTi input "L" width }}$ | 250(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use the $\overline{\mathrm{INTi}}$ input HIGH width to the greater value, either ( 1 /digital filter clock frequency $\times 3$ ) or the minimum value of standard.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use the $\overline{\mathrm{INTi}}$ input LOW width to the greater value, either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard.


Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc =5V(i=0 to 3)

Table 5.20 Electrical Characteristics (3) [Vcc = 3 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Except XOUT |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{lOH}=-0.1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc-0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{loL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
|  | Hysteresis | $\overline{\mathrm{INT0}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT} 2}$, $\overline{\mathrm{INT3}}, \overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}$, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO |  |  | 0.1 | 0.3 | - | V |
|  |  | RESET |  |  | 0.1 | 0.4 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=3 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | 66 | 160 | 500 | $\mathrm{k} \Omega$ |
| RfxIn | Feedback resistance | XIN |  |  | - | 3.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 2.0 | - | - | V |

NOTE:

1. $V c c=2.7$ to 3.3 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.21 Electrical Characteristics (4) [Vcc = 3 V]
(Topr $=-40$ to $85^{\circ} \mathrm{C}$ ( $\mathrm{D}, \mathrm{J}$ version) / -40 to $125^{\circ} \mathrm{C}$ (K version), Unless Otherwise Specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current ( $\mathrm{Vcc}=2.7$ to 3.3 V ) In single-chip mode, the output pins are open and other pins are Vss | High-clock mode | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 11.5 | 23.0 | mA |
|  |  |  | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 9.5 | 19.0 | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6.0 | 12.0 | mA |
|  |  |  | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 5.5 | - | mA |
|  |  |  | $\mathrm{XIN}=16 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 4.5 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.0 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6.3 | 12.6 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 FMR47 = 1 | - | 145 | 290 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation $\text { VCA2O }=0$ <br> VCA26 = VCA27 $=0$ | - | 56 | 112 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock off <br> VCA20 $=0$ <br> VCA26 = VCA27 $=0$ | - | 35 | 70 | $\mu \mathrm{A}$ |
|  |  | Stop mode $\mathrm{Topr}=25^{\circ} \mathrm{C}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA26 = VCA27 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Stop mode } \\ & \text { Topr }=85^{\circ} \mathrm{C} \end{aligned}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA26 = VCA27 }=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Stop mode } \\ & \text { Topr }=125^{\circ} \mathrm{C} \end{aligned}$ | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA26 = VCA27 }=0$ | - | 3.8 | - | $\mu \mathrm{A}$ |

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V , $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc =3V]
Table 5.22 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 100 | - | ns |
| twh(XIN) | XIN input "H" width | 40 | - | ns |
| tWL(XIN) | XIN input "L" width | 40 | - | ns |



Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V
Table 5.23 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input Cycle time | 300 | - | ns |
| twh(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLK0 input cycle time | 300 | - | ns |
| tw(CKH) | CLK0 input "H" width | 150 | - | ns |
| tw(CKL) | CLK0 input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 5.14 Serial Interface Timing Diagram when VCc $=3 \mathrm{~V}$
Table 5.25 External Interrupt $\overline{\operatorname{INTi}} \mathbf{( i}=0$ to 3 ) Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width }}$ | 380(1) | - | ns |
| tw(INL) | $\overline{\text { INTi input "L" width }}$ | 380(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use the $\overline{\mathrm{INTi}}$ input HIGH width to the greater value, either ( 1 /digital filter clock frequency $\times 3$ ) or the minimum value of standard.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use the $\overline{\mathrm{INTi}}$ input LOW width to the greater value, either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard.


Figure $5.15 \quad$ External Interrupt INTi Input Timing Diagram when Vcc = 3 V ( $\mathrm{i}=0$ to 3 )

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

REVISION HISTORY $\quad$ R8C/22 Group, R8C/23 Group Datasheet

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.10 | Mar 08, 2005 | - | First Edition issued |
| 0.20 | Sep 29, 2005 | - | Words standardized <br> - Clock synchronous serial interface $\rightarrow$ Clock synchronous serial I/O <br> - Chip-select clock synchronous interface(SSU) <br> $\rightarrow$ Clock synchronous serial I/O with chip select <br> $-I^{2} \mathrm{C}$ bus interface(IIC) $\rightarrow I^{2} \mathrm{C}$ bus interface |
|  |  | 2, 3 | Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance <br> Serial Interface revised: <br> - Clock Synchronous Serial Interface: 1 channel <br> ${ }^{12} \mathrm{C}$ bus Interface (3), Clock synchronous serial I/O with chip select <br> - Power-On Reset Circuit added <br> - Power Consumption value determined |
|  |  | 5,6 | Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised. |
|  |  | 7 | Figure 1.4 Pin Assignment <br> Pin name revised: <br> - P3_5/SSCK(/SCL) $\rightarrow$ P3_5/ SCL/SSCK <br> - P3_4/SCS(/SDA) $\rightarrow$ P3_4/SDA /SCS <br> - VSS $\rightarrow$ VSS/AVSS <br> - VCC $\rightarrow$ VCC/AVCC <br> - P1_5/RXD0/(TRAIO/INT1) $\rightarrow$ P1_5/RXD0/(TRAIO)/(INT1) <br> -P 6 _6/INT2/(TXD1) $\rightarrow$ P6_6/INT2/TXD1 <br> $-\mathrm{P} 6 \_7 / \overline{\mathrm{INT}} /(\mathrm{RXD} 1) \rightarrow \mathrm{P} 6 \_7 / \overline{\mathrm{INT3}} / \mathrm{RXD} 1$ <br> - NOTE2 added |
|  |  | 8 | Table 1.5 Pin Description <br> - Analog Power Supply Input: line added <br> - I ${ }^{2} \mathrm{C}$ Bus Interface (IIC) $\rightarrow I^{2} \mathrm{C}$ Bus Interface <br> - SSU $\rightarrow$ Clock Synchronous Serial I/O with Chip Select |
|  |  | 9 | Table 1.6 Pin Name Information by Pin Number revised <br> - Pin Number 1: (SCL) $\rightarrow$ SCL <br> - Pin Number 2: (SDA) $\rightarrow$ SDA <br> - Pin Number 9: VSS $\rightarrow$ VSS/AVSS <br> - Pin Number 11: VCC $\rightarrow$ VCC/AVCC <br> - Pin Number 26: (TXD1) $\rightarrow$ TXD1 <br> - Pin Number 27: (RXD1) $\rightarrow$ RXD1 |
|  |  | 15 | Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b $\rightarrow 00 \mathrm{~h}$ |
|  |  | 17 | Table 4.3 SFR Information (3) revised <br> - 00BCh: 0000X000b $\rightarrow 00 \mathrm{~h} / 0000 \times 000 \mathrm{~b}$ |
|  |  | 18 | Table 4.4 SFR Information (4) revised <br> - 00D6h: 00000XXXb $\rightarrow 00 \mathrm{~h}$ <br> - 00F5h: UART1 Function Select Register added |
|  |  | 19 | Table 4.5 SFR Information (5) revised <br> - 0104h: TRATR $\rightarrow$ TRA |


| REVISION HISTORY | R8C/22 Group, R8C/23 Group Datasheet |
| :--- | :--- |


| Rev. | Date |  | Description |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.20 | Sep 29, 2005 | 20 | Table 4.6 SFR Information (6) revised - 0145h: POCR0 $\rightarrow$ TRDPOCR0 <br> - 0146h, 0147h: TRDCNT0 $\rightarrow$ TRD0 <br> - 0148h, 0149h: GRAO $\rightarrow$ TRDGRAO <br> - 014Ah, 014Bh: GRB0 $\rightarrow$ TRDGRB0 <br> - 014Ch, 014Dh: GRC0 $\rightarrow$ TRDGRC0 <br> - 014Eh, 014Fh: GRD0 $\rightarrow$ TRDGRD0 <br> -0155h: POCR1 -> TRDPOCR1 <br> -0156h, 0157h: TRDCNT1 $\rightarrow$ TRD1 <br> - 0158h, 0159h: GRA1 $\rightarrow$ TRDGRA1 <br> - 015Ah, 015Bh: GRB1 $\rightarrow$ TRDGRB1 <br> $-015 \mathrm{Ch}, 015 \mathrm{Dh}:$ GRC1 $\rightarrow$ TRDGRC1 <br> -015Eh, 015Fh: GRD1 $\rightarrow$ TRDGRD1 <br> 5. Electrical Characteristics added |
| 1.00 | Oct 27, 2006 | All pages <br> 2 <br> 3 | "Preliminary" and "Under development" deleted |
|  |  |  | Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted. |
|  |  |  | Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted. |
|  |  | 5 | Table 1.3 Product Information for R8C/22 Group; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. <br> Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added. |
|  |  | 6 | Table 1.4 Product Information for R8C/23 Group; <br> "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", <br> "R5F2123CKFP (D)", and NOTE added. <br> Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added. |
|  |  | 13 | Figure 3.1 Memory Map of R8C/22 Group revised. |
|  |  | 14 | Figure 3.2 Memory Map of R8C/23 Group revised. |
|  |  | 15 | Table 4.1 SFR Information (1) ${ }^{(1) \text {; }}$ <br> NOTE8; "The CSPROINI bit in the OFS register is set to 0 ." <br> $\rightarrow$ "The CSPROINI bit in the OFS register is 0. " revised. |
|  |  | 28 | Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised. |
|  |  | 33 | Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics $\rightarrow$ Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics ${ }^{(1)}$ replaced. |
|  |  |  | Table 5.8 revised. <br> NOTE3 added |
|  |  |  | Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised. |
|  |  | 34 | Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics $\rightarrow$ Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised. |


| REVISION HISTORY | R8C/22 Group, R8C/23 Group Datasheet |
| :--- | :--- |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 1.00 | Oct 27, 2006 | 40 <br> 41 <br> 44 <br> 45 | Table 5.15 Electrical Characteristics (1) [VCC $=5 \mathrm{~V}$ ] <br> $\rightarrow$ Table 5.14 Electrical Characteristics (1) [VCC $=5 \mathrm{~V}]$ revised. RAM Hold Voltage, Min.; "1.8" $\rightarrow$ " 2.0 " corrected. <br> Table 5.16 Electrical Characteristics (2) [Vcc $=5 \mathrm{~V}$ ] <br> $\rightarrow$ Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. <br> Wait mode revised. <br> Table 5.21 Electrical Characteristics (3) [VCC $=3 \mathrm{~V}$ <br> $\rightarrow$ Table 5.20 Electrical Characteristics (3) [VCC $=3 \mathrm{~V}$ ] revised. <br> RAM hold voltage, Min.; "1.8" $\rightarrow$ " 2.0 " corrected. <br> Table 5.22 Electrical Characteristics (4) [Vcc $=3 \mathrm{~V}$ ] <br> $\rightarrow$ Table 5.21 Electrical Characteristics (4) [Vcc = 3 V$]$ revised. <br> Wait mode revised. |
| 1.10 | Mar 16, 2007 | 15 <br> 42 <br> 43 <br> 46 <br> 47 | D version products added. <br> Relevant descriptions revised because of expanding products <br> - Table 1.1 to 1.4 revised. <br> - Figure 1.2 and 1.3 revised. <br> - Figure 3.1 and 3.2 revised. <br> - Table 5.1 to 5.15 revised. <br> - Table 5.20 and 5.21 revised. <br> Table 4.1 revised; 000Ah: "00XXX000b" $\rightarrow$ "00h", 000Fh: "00011111b" $\rightarrow$ "00X11111b" <br> Table 5.17 and Figure 5.9 revised; <br> "INT1 input" deleted <br> Table 5.19 and Figure 5.11 revised; $" i=0,2,3 " \rightarrow " i=0 \text { to } 3 "$ <br> Table 5.23 and Figure 5.13 revised; "INT1 input" deleted <br> Table 5.25 and Figure 5.15 revised; $" \mathrm{i}=0,2,3 " \rightarrow " i=0 \text { to } 3 "$ |
| 2.00 | Aug 20, 2008 | 5, 6 <br> 13, 14 <br> 23 <br> 28 <br> 30 <br> 31 <br> 32 <br> 33 | "RENESAS TECHNICAL UPDATE" reflected: TN-16C-A172A/E <br> Table 1.3, Table 1.4 revised <br> Figure 1.2, Figure 1.3; ROM number " $X X X$ " added <br> Figure 3.1, Figure 3.2; "Expanding area" deleted <br> Table 4.9 135Fh Address "XXXX0000b" $\rightarrow$ "00h" <br> Table 5.2; NOTE2 revised <br> Table 5.4; NOTE2 and NOTE4 revised <br> Table 5.5; NOTE2 and NOTE5 revised <br> Table 5.6; "td(Vdet1-A)" added, NOTE5 added <br> Table 5.7; "td(Vdet2-A)" and NOTE2 revised, NOTE5 added <br> Table 5.8; "trth" and NOTE2 revised, <br> Figure 5.3 revised |

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. Sales strategic Planning Div. Nippon Bldg., 2-6-2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
2. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
3. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products
7 . With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
4. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life

Renesas sha shall indemnify and hor damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

