- Low Supply Voltage Range 2.5 V to 5.5 V
- Ultralow-Power Consumption:
- Active Mode: $330 \mu \mathrm{~A}$ at $1 \mathrm{MHz}, 3 \mathrm{~V}$
- Standby Mode: $1.5 \mu \mathrm{~A}$
- Off Mode (RAM Retention): $0.1 \mu \mathrm{~A}$
- Wake-up From Standby Mode in less than $6 \mu \mathrm{~s}$
- 16-Bit RISC Architecture, 200 ns Instruction Cycle Time
- Basic Clock Module Configurations:
- Various Internal Resistors
- Single External Resistor
- 32 kHz Crystal
- High Frequency Crystal
- Resonator
- External Clock Source
- 16-Bit Timer_A With Three Capture/Compare Registers


## description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16 -bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than $6 \mu \mathrm{~s}$.

- Serial Onboard Programming
- Program Code Protection by Security Fuse
- Family Members Include: MSP430C111: 2k Byte ROM, 128 Byte RAM MSP430C112: 4k Byte ROM, 256 Byte RAM MSP430P112: 4k Byte OTP, 256 Byte RAM
- EPROM Version Available for Prototyping: - PMS430E112: 4k Byte EPROM, 256 Byte RAM
- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package, 20-Pin Ceramic Dual-In-Line (CDIP) Package (EPROM Only)
- For Complete Module Descriptions, Refer to the MSP430x1xx Family User's Guide, Literature Number SLAU049

The MSP430x11x series is an ultra low-power mixed signal microcontroller with a built in 16-bit timer and fourteen I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. Stand alone RF sensor front-end is another area of application.

AVAILABLE OPTIONS

| $\mathrm{T}_{\mathbf{A}}$ | PACKAGED DEVICES |  |
| :---: | :---: | :---: |
|  | SOWB <br> 20-Pin <br> (DW) | CDIP <br> 20-Pin <br> (JL) |
|  | MSP430C111IDW <br> MSP430C112IDW <br> MSP430P112IDW |  |
| $25^{\circ} \mathrm{C}$ | - | PMS430E112JL |

functional block diagram


## Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| P1.0/TACLK | 13 | I/O | General-purpose digital I/O pin/Timer_A, clock signal TACLK input |
| P1.1/TA0 | 14 | I/O | General-purpose digital I/O pin/Timer_A, Capture: CCIOA input, Compare: Out0 output |
| P1.2/TA1 | 15 | I/O | General-purpose digital I/O pin/Timer_A, Capture: CCI1A input, Compare: Out1 output |
| P1.3/TA2 | 16 | I/O | General-purpose digital I/O pin/Timer_A, Capture: CCI2A input, Compare: Out2 output |
| P1.4/SMCLK/TCK | 17 | I/O | General-purpose digital I/O pin/SMCLK signal output/Test clock, input terminal for device programming and test |
| P1.5/TA0/TMS | 18 | I/O | General-purpose digital I/O pin/Timer_A, Compare: Out0 output/test mode select, input terminal for device programming and test. |
| P1.6/TA1/TDI | 19 | I/O | General-purpose digital I/O pin/Timer_A, Compare: Out1 output/test data input terminal. |
| P1.7/TA2/TDO/TDI | 20 | I/O | General-purpose digital I/O pin/Timer_A, Compare: Out2 output/test data output terminal or data input during programming. |
| P2.0/ACLK | 8 | I/O | General-purpose digital I/O pin/ACLK output |
| P2.1/INCLK | 9 | I/O | General-purpose digital I/O pin/Timer_A, clock signal at INCLK |
| P2.2/TA0 | 10 | I/O | General-purpose digital I/O pin/Timer_A, Capture: CCIOB input, Compare: Out0 output |
| P2.3/TA1 | 11 | I/O | General-purpose digital I/O pin/Timer_A, Capture: CCI1B input, Compare: Out1 output |
| P2.4/TA2 | 12 | I/O | General-purpose digital I/O pin/Timer_A, Compare: Out2 output |
| P2.5/ROSC | 3 | I/O | General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency |
| $\overline{\mathrm{RST}} / \mathrm{NMI}$ | 7 | I | Reset or nonmaskable interrupt input |
| TEST/VPP | 1 | I | Selects test mode for JTAG pins on Port1/programming voltage input during EPROM programming |
| $\mathrm{V}_{\mathrm{CC}}$ | 2 |  | Supply voltage |
| $\mathrm{V}_{\text {SS }}$ | 4 |  | Ground reference |
| XIN | 6 | 1 | Input terminal of crystal oscillator |
| XOUT/TCLK | 5 | I/O | Output terminal of crystal oscillator or test clock input |

## short-form description

CPU
The MSP430 CPU has a 16 -bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.
Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

## instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.


Table 1. Instruction Word Formats

| Dual operands, source-destination | e.g. ADD R4,R5 | R4 + R5 - R-> R5 |
| :--- | :--- | :--- |
| Single operands, destination only | e.g. CALL R8 | PC -->(TOS), R8--> PC |
| Relative jump, un/conditional | e.g. JNE | Jump-on-equal bit $=0$ |

Table 2. Address Mode Descriptions

| ADDRESS MODE | S | D | SYNTAX | EXAMPLE | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register | $\bullet$ | $\bullet$ | MOV Rs,Rd | MOV R10,R11 | R10 --> R11 |
| Indexed | $\bullet$ | $\bullet$ | MOV X(Rn), Y(Rm) | MOV 2(R5),6(R6) | $\mathrm{M}(2+\mathrm{R} 5) \rightarrow->\mathrm{M}(6+\mathrm{R} 6)$ |
| Symbolic (PC relative) | $\bullet$ | $\bullet$ | MOV EDE,TONI |  | M(EDE) $-->\mathrm{M}$ (TONI) |
| Absolute | $\bullet$ | $\bullet$ | MOV \&MEM,\&TCDAT |  | M(MEM) $->$ M (TCDAT) |
| Indirect | $\bullet$ |  | MOV @Rn, Y (Rm) | MOV @R10,Tab(R6) | M(R10) --> M(Tab+R6) |
| Indirect autoincrement | $\bullet$ |  | MOV @Rn+,Rm | MOV @R10+,R11 | $\begin{aligned} & \hline \text { M(R10) }-->\text { R11 } \\ & \text { R10 + 2--> R10 } \end{aligned}$ |
| Immediate | $\bullet$ |  | MOV \#X,TONI | MOV \#45,TONI | \#45 --> M(TONI) |

[^0]
## operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.
The following six operating modes can be configured by software:

- Active mode AM;
- All clocks are active
- Low-power mode 0 (LPMO);
- CPU is disabled

ACLK and SMCLK remain active. MCLK is disabled

- Low-power mode 1 (LPM1);
- CPU is disabled

ACLK and SMCLK remain active. MCLK is disabled
DCO's dc-generator is disabled if DCO not used in active mode

- Low-power mode 2 (LPM2);
- CPU is disabled

MCLK and SMCLK are disabled
DCO's dc-generator remains enabled
ACLK remains active

- Low-power mode 3 (LPM3);
- CPU is disabled

MCLK and SMCLK are disabled
DCO's dc-generator is disabled
ACLK remains active

- Low-power mode 4 (LPM4);
- CPU is disabled

ACLK is disabled
MCLK and SMCLK are disabled
DCO's dc-generator is disabled
Crystal oscillator is stopped

## MIXED SIGNAL MICROCONTROLLERS

SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the ROM with an address range of OFFFFh-OFFEOh. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
| :---: | :---: | :---: | :---: | :---: |
| Power-up, external reset, watchdog | WDTIFG (see Note1) | Reset | OFFFEh | 15, highest |
| NMI, oscillator fault | NMIIFG, OFIFG (see Note 1) | (non)-maskable, (non)-maskable | 0FFFCh | 14 |
|  |  |  | 0FFFAh | 13 |
|  |  |  | 0FFF8h | 12 |
|  |  |  | 0FFF6h | 11 |
| Watchdog Timer | WDTIFG | maskable | 0FFF4h | 10 |
| Timer_A3 | TACCRO CCIFG (see Note 2) | maskable | 0FFF2h | 9 |
| Timer_A3 | TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2) | maskable | OFFFOh | 8 |
|  |  |  | OFFEEh | 7 |
|  |  |  | OFFECh | 6 |
|  |  |  | OFFEAh | 5 |
|  |  |  | 0FFE8h | 4 |
| I/O Port P2 (eight flags - see Note 3) | P2IFG. 0 to P2IFG. 7 <br> (see Notes 1 and 2) | maskable | 0FFE6h | 3 |
| I/O Port P1 (eight flags) | P1IFG. 0 to P1IFG. 7 (see Notes 1 and 2) | maskable | OFFE4h | 2 |
|  |  |  | 0FFE2h | 1 |
|  |  |  | OFFEOh | 0, lowest |

NOTES: 1. Multiple source flags
2. Interrupt flags are located in the module
3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) are implemented on the '11x devices.

## special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

## interrupt enable 1



WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.
OFIE: Oscillator fault enable
NMIIE: (Non)maskable interrupt enable
interrupt flag register 1


WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation. Reset on $\mathrm{V}_{\mathrm{CC}}$ power-up or a reset condition at $\overline{\mathrm{RST}} / \mathrm{NMI}$ pin in reset mode.
OFIFG: Flag set on oscillator fault
NMIIFG: $\quad$ Set via $\overline{R S T} /$ NMI-pin
Legend rw: Bit can be read and written.
rw-0,1: $\quad$ Bit can be read and written. It is Reset or Set by PUC
rw-(0,1): Bit can be read and written. It is Reset or Set by POR SFR bit is not present in device.

## MIXED SIGNAL MICROCONTROLLERS

## memory organization



## peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430x1xx Family User's Guide, literature number SLAU049.

## oscillator and system clock

The clock system is supported by the basic clock module that includes support for a $32768-\mathrm{Hz}$ watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than $6 \mu \mathrm{~s}$. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a $32768-\mathrm{Hz}$ watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.


## digital I/O

There are two 8-bit I/O ports implemented-ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:
Six bits of Port P2, P2.0 to P2.5, are available on external pins - but all control and data bits for Port P2 are implemented.

## watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

## timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

| Timer_A3 Signal Connections |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Pin Number | Device Input Signal | Module Input Name | Module Block | Module Output Signal | Output Pin Number |
| 13 - P1.0 | TACLK | TACLK | Timer | NA |  |
|  | ACLK | ACLK |  |  |  |
|  | SMCLK | SMCLK |  |  |  |
| $9-\mathrm{P} 2.1$ | INCLK | INCLK |  |  |  |
| 14-P1.1 | TA0 | CCIOA | CCRO | TAO | 14-P1.1 |
| 10-P2.2 | TA0 | CCIOB |  |  | 18 - P1.5 |
|  | DV ${ }_{\text {SS }}$ | GND |  |  | $10-\mathrm{P} 2.2$ |
|  | $\mathrm{DV}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| 15-P1.2 | TA1 | CCI1A | CCR1 | TA1 | 15 - P1.2 |
| 11 - P2.3 | TA1 | CCI1B |  |  | 19-P1.6 |
|  | DVSS | GND |  |  | 11 - P2.3 |
|  | DVCC | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| 16-P1.3 | TA2 | CCI2A | CCR2 | TA2 | 16 - P1.3 |
|  | ACLK (internal) | CCI2B |  |  | $20-$ P1.7 |
|  | $\mathrm{DV}_{S S}$ | GND |  |  | 12 - P2.4 |
|  | DVCC | VCC |  |  |  |

peripheral file map

| PERIPHERALS WITH WORD ACCESS |  |  |  |
| :---: | :---: | :---: | :---: |
| Watchdog | Watchdog/Timer Control | WDTCTL | 0120h |
| Timer_A | Timer_A Interrupt Vector <br> Timer_A Control <br> Cap/Com Control <br> Cap/Com Control <br> Cap/Com Control <br> Reserved <br> Reserved <br> Reserved <br> Reserved <br> Timer_A Register <br> Cap/Com Register <br> Cap/Com Register <br> Cap/Com Register <br> Reserved <br> Reserved <br> Reserved <br> Reserved | TAIV <br> TACTL <br> TACCTLO <br> TACCTL1 <br> TACCTL2 <br> TAR <br> TACCRO <br> TACCR1 <br> TACCR2 | 012Eh <br> 0160h <br> 0162h <br> 0164h <br> 0166h <br> 0168h <br> 016Ah <br> 016Ch <br> 016Eh <br> 0170h <br> 0172h <br> 0174h <br> 0176h <br> 0178h <br> 017Ah <br> 017Ch <br> 017Eh |
| PERIPHERALS WITH BYTE ACCESS |  |  |  |
| Basic Clock | Basic Clock Sys. Control2 Basic Clock Sys. Control1 DCO Clock Freq. Control | BCSCTL2 BCSCTL1 DCOCTL | $\begin{array}{\|l\|} \hline 058 \mathrm{~h} \\ \text { 057h } \\ 056 \mathrm{~h} \end{array}$ |
| EPROM | EPROM Control | EPCTL | 054h |
| Port P2 | Port P2 Selection <br> Port P2 Interrupt Enable <br> Port P2 Interrupt Edge Select <br> Port P2 Interrupt Flag <br> Port P2 Direction <br> Port P2 Output <br> Port P2 Input | P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN | 02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h |
| Port P1 | Port P1 Selection <br> Port P1 Interrupt Enable <br> Port P1 Interrupt Edge Select <br> Port P1 Interrupt Flag <br> Port P1 Direction <br> Port P1 Output <br> Port P1 Input | P1SEL P1IE <br> PIIES <br> P1IFG <br> P1DIR <br> P1OUT <br> P1IN | $\begin{array}{\|l} 026 \mathrm{~h} \\ 025 \mathrm{~h} \\ 024 \mathrm{~h} \\ 023 \mathrm{~h} \\ 022 \mathrm{~h} \\ 021 \mathrm{~h} \\ 020 \mathrm{~h} \end{array}$ |
| Special Function | SFR Interrupt Flag1 SFR Interrupt Enable1 | IFG1 IE1 | $\begin{aligned} & \text { 002h } \\ & \text { 000h } \end{aligned}$ |

## absolute maximum ratings $\dagger$

| Voltage applied at $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{S S}$ | -0.3 V to 6 V |
| :---: | :---: |
| Voltage applied to any pin (see Note) | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Diode current at any device terminal | $\pm 2 \mathrm{~mA}$ |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ (unprogrammed device) | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ (programmed device) | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE: All voltages referenced to $\mathrm{V}_{\text {SS }}$. The JTAG fuse-blow voltage, $\mathrm{V}_{\mathrm{FB}}$, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

## recommended operating conditions

|  |  | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | MSP430C11x | 2.5 |  | 5.5 | V |
|  | MSP430P112 | 2.7 |  | 5.5 |  |
|  | PMS430E112 | 2.7 |  | 5.5 | V |
| Supply voltage during programming, $\mathrm{V}_{\mathrm{CC}}$ | MSP430P112 | 4.5 | 5 | 5.5 | V |
|  | MSP430E112 | 4.5 | 5 | 5.5 | V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | MSP430C11x | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | MSP430P112 |  |  |  |  |
|  | PMS430E112 | 25 |  |  |  |
| XTAL frequency, f(XTAL), (ACLK signal) |  | 32768 |  |  | Hz |
| Processor frequency f(system) (PMS430P/E112) (MCLK signal) | $V_{C C}=3 \mathrm{~V}$ | dc |  | 2 | MHz |
|  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | dc |  | 5.35 |  |
| Processor frequency ${ }^{\text {f }}$ (system) (MCLK signal) (MSP430C11x) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | dc |  | 2.73 | MHz |
|  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | dc |  | 5.35 |  |



NOTE: Minimum processor frequency is defined by system clock.
Figure 1. C Version Frequency vs Supply Voltage


NOTE: Minimum processor frequency is defined by system clock.
Figure 2. P/E Version Frequency vs Supply Voltage

INSTRUMENTS
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
supply current (into $\mathrm{V}_{\mathrm{C}}$ ) excluding external current

| PARAMETER |  |  | TEST CONDITIONS |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime}(\mathrm{AM})$ | Active mode | C11x | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{MCLK})=\mathrm{f}(\mathrm{SMCLK})=1 \mathrm{MHz}, \\ & \mathrm{f}^{(\mathrm{ACLK})}=32,768 \mathrm{~Hz} \end{aligned}$ |  | $V_{C C}=3 \mathrm{~V}$ |  | 330 | 400 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 630 | 700 |  |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \\ & \mathrm{f}(\mathrm{MCLK})=\mathrm{f}(\text { SMCLK })=\mathrm{f}(\mathrm{ACLK})=4096 \mathrm{~Hz} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 3.4 | 4 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 7.8 | 10 |  |
|  |  | P112 | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \\ & \mathrm{f}_{\mathrm{MCLK}}=\mathrm{f}(\text { SMCLK })=1 \mathrm{MHz}, \\ & \mathrm{f}(\mathrm{ACLK})=32,768 \mathrm{~Hz} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 400 | 500 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 730 | 900 |  |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \\ & \mathrm{f}(\mathrm{MCLK})=\mathrm{f}(\text { SMCLK })=\mathrm{f}(\mathrm{ACLK})=4096 \mathrm{~Hz} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 3.4 | 4 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 7.8 | 10 |  |
| '(CPUOff) | Low power mode, (LPMO) | C11x | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MCLK}}=0 \mathrm{MHz}, \\ & \mathrm{f}(\mathrm{SMCLK})=1 \mathrm{MHz}, \mathrm{f}(\text { ACLK })=32,768 \mathrm{~Hz} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 51 | 60 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 120 | 150 |  |
|  |  | P112 | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{MCLK})=0 \mathrm{MHz}, \\ & \mathrm{f}(\mathrm{SMCLK})=1 \mathrm{MHz}, \mathrm{f}(\mathrm{ACLK})=32,768 \mathrm{~Hz} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 70 | 85 |  |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 125 | 170 |  |
| '(LPM2) | Low power mode, (LPM2) |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}, \\ & \mathrm{f}(\mathrm{MCLK})=\mathrm{f}(\text { SMCLK })=0 \mathrm{MHz}, \\ & \mathrm{f}(\text { ACLK })=32,768 \mathrm{~Hz}, \quad \mathrm{SCGO}=0, \quad \text { Rsel }=3 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 8 | 22 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 16 | 35 |  |
| '(LPM3) | Low power mode, (LPM3) |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | $\begin{aligned} & f(\text { MCLK })=f(\text { SMCLK })=0 \mathrm{MHz}, \\ & f(\text { ACLK })=32,768 \mathrm{~Hz}, \\ & S C G 0=1 \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 2 | 2.6 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.5 |  |  | 2.2 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 1.85 |  |  | 2.2 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | $\begin{aligned} & f(\text { MCLK })=f(\text { SMCLK })=0 \mathrm{MHz}, \\ & f(\text { ACLK })=32,768 \mathrm{~Hz}, \mathrm{SCG0}=1 \end{aligned}$ | $V_{C C}=5 \mathrm{~V}$ |  | 6.3 | 8 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | 5.1 | 7 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  |  | 5.1 | 7 |  |  |
| '(LPM4) | Low power mode, (LPM4) |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | $\begin{aligned} & f(\text { MCLK })=f(\text { SMCLK })=0 \mathrm{MHz}, \\ & f(\text { ACLK })=0 \mathrm{~Hz}, \\ & \text { SCG0 }=1 \end{aligned}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / \\ 5 \mathrm{~V} \end{array}$ |  | 0.1 | 0.8 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | 0.1 | 0.8 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  |  | 0.4 | 1 |  |  |

NOTE: All inputs are tied to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$. Outputs do not source or sink any current.
current consumption of active mode versus system frequency

$$
\mathrm{I}_{\mathrm{AM}}=\mathrm{I}_{\mathrm{AM}[1 \mathrm{MHz}]} \times \mathrm{f}_{\text {system }}[\mathrm{MHz}]
$$

current consumption of active mode versus supply voltage

$$
\mathrm{I}_{\mathrm{AM}}=\mathrm{I}_{\mathrm{AM}[3 \mathrm{~V}]}+175 \mu \mathrm{~A} / \mathrm{V} \times\left(\mathrm{V}_{\mathrm{CC}}-3 \mathrm{~V}\right)
$$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Schmitt-trigger inputs Port 1 to Port P2; P1.0 to P1.7, P2.0 to P2.5

| PARAMETER |  | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIT+ | Positive-going input threshold voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1.2 |  | 2.1 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.3 |  | 3.4 |  |
| VIT- | Negative-going input threshold voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.7 |  | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1.4 |  | 2.3 |  |
| $V_{\text {hys }}$ | Input voltage hysteresis, (VIT+ - $\mathrm{V}_{\text {IT-}}$ ) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.3 |  | 1 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.6 |  | 1.4 |  |

standard inputs $\overline{\mathrm{RST}} / \mathrm{NMI}, \mathrm{TCK}, \mathrm{TMS}$, TDI

|  | PARAMETER | TEST CONDITIONS | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{C C}=3 \mathrm{~V} / 5 \mathrm{~V}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}+0.8$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $0.7 \times V_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |

inputs Px.x, TAx

|  | PARAMETER | TEST CONDITIONS | VCC | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(int) | External Interrupt timing | Port P1, P2: P1.x to P2.x, <br> External trigger signal for the interrupt flag, (see Note 1) | $3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.5 |  |  | cycle |
|  |  |  | 3 V | 540 |  |  | ns |
|  |  |  | 5 V | 270 |  |  |  |
| ${ }^{\text {t }}$ (cap) | Timer_A, capture timing | TA0, TA1, TA2. (see Note 2) | $3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.5 |  |  | cycle |
|  |  |  | 3 V | 540 |  |  | ns |
|  |  |  | 5 V | 270 |  |  |  |

NOTES: 1. The external signal sets the interrupt flag every time the minimum tint cycle and time parameters are met. It may be set even with trigger signals shorter than tint. Both the cycle and timing specifications must be met to ensure the flag is set.
2. The external capture signal triggers the capture event every time when the minimum $t_{c a p}$ cycles and time parameters are met. $A$ capture may be triggered with capture signals even shorter than $t_{\text {cap }}$. Both the cycle and timing specifications must be met to ensure a correct capture of the 16 -bit timer value and to ensure the flag is set.
internal signals TAx, SMCLK at Timer_A

|  | PARAMETER | TEST CONDITIONS | VcC | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f(IN) | Input frequency | Internal TA0, TA1, TA2, th = tL | 3 V | dc |  | 10 | MHz |
|  |  |  | 5 V | dc |  | 15 |  |
| ${ }_{\text {f }}$ (TAint) | Timer_A clock frequency | Internally, SMCLK signal applied | $3 \mathrm{~V} / 5 \mathrm{~V}$ | dc |  | fsystem |  |

## leakage current (see Note 1)

|  | PARAMETER | TEST CONDITIONS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{lgg}}(\mathrm{Px} . \mathrm{x})$ | High-impendance leakage current | Port P1: P1. $x, 0 \leq x \leq 7$ <br> (see Note 2) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, |  |  | $\pm 50$ | nA |
|  |  | Port P2: P2.x, $0 \leq x \leq 5$ (see Note 2) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, |  |  | $\pm 50$ |  |

NOTES: 1. The leakage current is measured with $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ applied to the corresponding pin(s), unless otherwise noted.
2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
outputs P2x, TAx

|  | PARAMETER | TEST COND | TIONS | VCC | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{f}}$ (P20) | Output frequency | P2.0/ACLK, | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | $3 \mathrm{~V} / 5 \mathrm{~V}$ |  |  | 1.1 | MHz |
| ${ }^{\text {f }}$ (TAx) |  | TA0, TA1, TA2, | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | $3 \mathrm{~V} / 5 \mathrm{~V}$ | dc |  | fSystem |  |
| ${ }^{\text {t }}$ (Xdc) | Duty cycle of O/P frequency | P2.0/ACLK, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | $\mathrm{fP}^{\text {20 }}=1.1 \mathrm{MHz}$ | $3 \mathrm{~V} / 5 \mathrm{~V}$ | 40\% |  | 60\% |  |
|  |  |  | fP20 $=$ fXTCLK |  | 35\% |  | 65\% |  |
|  |  |  | $\mathrm{f}^{\text {P20 }}=\mathrm{f}$ XTCLK/n |  | 50\% |  |  |  |
| t(TAdc) |  | TA0, TA1, TA2, <br> Duty cycle $=50 \%$ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, | $3 \mathrm{~V} / 5 \mathrm{~V}$ |  | 0 | $\pm 50$ | ns |

outputs Port 1 to P2; P1.0 to P1.7, P2.0 to P2.5

|  | PARAMETER | TEST CONDITIONS |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | ${ }^{\prime}(\mathrm{OH})=-1.5 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, | See Note 1 | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | ${ }^{\prime}(\mathrm{OH})=-4.5 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, | See Note 2 | $\mathrm{V}_{\text {CC }}-0.6$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| VOL | Low-level output voltage | ${ }^{\prime}(\mathrm{OL})=1.5 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, | See Note 1 | $V_{\text {SS }}$ |  | $\mathrm{V}_{\text {SS }}+0.4$ | V |
|  |  | $\mathrm{I}(\mathrm{OL})=4.5 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$, | See Note 2 | $\mathrm{V}_{S S}$ |  | $\mathrm{V}_{\text {SS }}+0.6$ |  |

NOTES: 1. The maximum total current, $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$, or all outputs combined, should not exceed $\pm 12 \mathrm{~mA}$ to hold the maximum voltage drop specified.
2. The maximum total current, $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$, or all outputs combined, should not exceed $\pm 36 \mathrm{~mA}$ to hold the maximum voltage drop specified.
optional resistors, individually programmable with ROM code (see Note 1)

|  | PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {(opt1) }}$ | Resistors, individually programmable with ROM code, all port pins, values applicable for pulldown and pullup | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 2.1 | 4.1 | 6.2 | k $\Omega$ |
| $\mathrm{R}_{\text {(opt2) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 3.1 | 6.2 | 9.3 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt3) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 6 | 12 | 18 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt4) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 10 | 19 | 29 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt5) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 19 | 37 | 56 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt6) }}$ |  | $\mathrm{V}_{C C}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 38 | 75 | 113 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt7) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 56 | 112 | 168 | k $\Omega$ |
| $\mathrm{R}_{\text {(opt8) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 94 | 187 | 281 | k $\Omega$ |
| $\mathrm{R}_{\text {(opt9) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 131 | 261 | 392 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt10) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 167 | 337 | 506 | $\mathrm{k} \Omega$ |

NOTE 1: Optional resistors $R_{\text {optx }}$ for pulldown or pullup are not programmed in standard OTP or EPROM devices MSP430P112 or PMS430E112.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PUC/POR

| PARAMETER |  | TEST CONDITIONS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(POR_Delay) | POR |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ |  | 150 | 250 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {POR }}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1.5 |  | 2.4 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.2 |  | 2.1 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 0.9 |  | 1.8 | V |
| $\mathrm{V}_{(\text {min }}$ |  |  |  | 0 |  | 0.4 | V |
| t(reset) | PUC/POR | Reset is accepted internally |  | 2 |  |  | $\mu \mathrm{s}$ |



Figure 3. Power-On Reset (POR) vs Supply Voltage


Figure 4. $\mathrm{V}_{\mathrm{POR}}$ vs Temperature
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)
wake-up from lower power modes (LPMx)

| PARAMETER |  | TEST CONDITIONS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(LPM0)/ <br> t(LPM2) | Delay time |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ |  | 100 |  | ns |
| t(LPM3) |  | RSel $=4, \mathrm{DCO}=3, \mathrm{MOD}=0$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ |  | 2.6 | 6 | $\mu \mathrm{S}$ |
| t(LPM4) |  | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ |  | 2.8 | 6 | $\mu \mathrm{s}$ |

RAM

|  | PARAMETER | MIN | NOM |
| :--- | :---: | :---: | :---: |
| $V_{(R A M h)} \quad$ CPU halted (see Note 1) | MAX | UNIT |  |

NOTE 1: This parameter defines the minimum supply voltage $\mathrm{V}_{\mathrm{C}}$ when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.
DCO (MSP430P112)

| PARAMETER | TEST CONDITIONS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {f }}$ (DCO03) | $\mathrm{R}_{\text {Sel }}=0, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 0.12 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.13 |  |  |
| ${ }^{\text {f }}$ (DCO13) | $\mathrm{R}_{\text {Sel }}=1, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 0.19 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.21 |  |  |
| f(DCO23) | $\mathrm{R}_{\text {Sel }}=2, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 0.31 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.34 |  |  |
| f(DCO33) | $\mathrm{R}_{\text {Sel }}=3, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 0.5 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.55 |  |  |
| f(DCO43) | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.5 | 0.8 | 1.1 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.6 | 0.9 | 1.2 |  |
| f(DCO53) | $\mathrm{R}_{\text {Sel }}=5, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.9 | 1.2 | 1.55 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1.1 | 1.4 | 1.7 |  |
| f(DCO63) | $\mathrm{R}_{\text {sel }}=6, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1.7 | 2 | 2.3 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.1 | 2.4 | 2.7 |  |
| f(DCO73) | $\mathrm{R}_{\text {Sel }}=7, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2.8 | 3.1 | 3.5 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.8 | 4.2 | 4.5 |  |
| f(DCO47) | $\mathrm{R}_{\text {sel }}=4, \mathrm{DCO}=7, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=3 \mathrm{~V} / 5 \mathrm{~V}$ | $\begin{array}{r} \text { FDCO40 }^{2} \\ \times 1.8 \end{array}$ | $\begin{array}{r} \mathrm{F}_{\mathrm{DCO}}{ }^{2} 0 \\ \times 2.2 \end{array}$ | $\begin{array}{r} \mathrm{F}_{\mathrm{DCO}}^{2} 40 \\ \mathrm{x} 2.6 \end{array}$ | MHz |
| $\mathrm{S}_{\text {(Rsel) }}$ | $\mathrm{S}_{\mathrm{R}}=\mathrm{f}_{\text {Rsel }+1 / \mathrm{f}} \mathrm{Rsel}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.4 | 1.65 | 1.9 | ratio |
| $\mathrm{S}_{(\mathrm{DCO}}$ | $S_{\text {DCO }}=\mathrm{f}_{\text {DCO }+1 / \mathrm{f}}$ DCO | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.07 | 1.12 | 1.16 |  |
| $\mathrm{D}_{\mathrm{t}}$ | Temperature drift, $\mathrm{R}_{\text {sel }}=4, \mathrm{DCO}=3$, MOD = 0 (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | -0.31 | -0.36 | -0.40 | \% $/{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -0.33 | -0.38 | -0.43 |  |
| DV | Drift with $\mathrm{V}_{\mathrm{CC}}$ variation, $\mathrm{R}_{\mathrm{Sel}}=4, \mathrm{DCO}=3$, MOD = 0 (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5 V | 0 | 5 | 10 | \%/V |

NOTE 1: These parameters are not production tested.

## MSP430x11x

MIXED SIGNAL MICROCONTROLLERS

SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

DCO (MSP430C111, C112)

| PARAMETER | TEST CONDITIONS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f(DCO03) | $\mathrm{R}_{\text {Sel }}=0, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.04 | 0.07 | 0.10 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.04 | 0.07 | 0.10 |  |
| f(DCO13) | $\mathrm{R}_{\text {Sel }}=1, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.08 | 0.13 | 0.18 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.08 | 0.13 | 0.18 |  |
| f(DCO23) | $\mathrm{R}_{\text {sel }}=2, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.15 | 0.22 | 0.30 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.15 | 0.22 | 0.30 |  |
| f(DCO33) | $\mathrm{R}_{\text {Sel }}=3, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.26 | 0.36 | 0.47 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.26 | 0.36 | 0.47 |  |
| f(DCO43) | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.4 | 0.6 | 0.8 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.4 | 0.6 | 0.8 |  |
| ${ }^{\text {f }}$ (DCO53) | $\mathrm{R}_{\text {Sel }}=5, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.8 | 1.1 | 1.4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.8 | 1.1 | 1.4 |  |
| f(DCO63) | $\mathrm{R}_{\text {Sel }}=6, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1.3 | 1.7 | 2.1 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1.5 | 1.9 | 2.3 |  |
| f(DCO73) | $\mathrm{R}_{\text {sel }}=7, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2.4 | 2.9 | 3.4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.1 | 3.8 | 4.5 |  |
| f(DCO47) | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=7, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | $\begin{array}{r} \mathrm{F}_{\mathrm{DCO}} \text { 410 } \\ \mathrm{x} 1.8 \end{array}$ | $\begin{array}{r} \mathrm{F}_{\mathrm{DCO}}^{\mathrm{x} 2.2} \end{array}$ | $\begin{array}{r} \mathrm{F}_{\mathrm{DCO}}{ }^{2} 0 \\ \mathrm{x} 2.6 \end{array}$ | MHz |
| $\mathrm{S}_{\text {(Rsel) }}$ | $\mathrm{S}_{\mathrm{R}}=\mathrm{f}_{\text {Rsel }+1 /{ }^{\text {R }} \text { Rsel }}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.4 | 1.65 | 1.9 | ratio |
| S(DCO) | $S_{\text {DCO }}=\mathrm{f}_{\text {DCO }+1 / \mathrm{f}}$ DCO | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} / 5 \mathrm{~V}$ | 1.07 | 1.12 | 1.16 |  |
| $\mathrm{D}_{\mathrm{t}}$ | Temperature drift, $\mathrm{R}_{\mathrm{sel}}=4, \mathrm{DCO}=3$, MOD $=0$ (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | -0.31 | -0.36 | -0.40 | \%/ ${ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -0.33 | -0.38 | -0.43 |  |
| DV | Drift with $\mathrm{V}_{\mathrm{CC}}$ variation, $\mathrm{R}_{\mathrm{Se}}=4, \mathrm{DCO}=3$, MOD = 0 (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5 V | 0 | 5 | 10 | \%/V |

NOTE 1: These parameters are not production tested.


Figure 5. DCO Characteristics
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

## main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for $f_{(\mathrm{DCO} \times 0)}$ to $\left.\mathrm{f}_{(\mathrm{DCO}} \mathrm{F}\right)$ are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps Rsel1, ... Rsel6 overlaps Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter $\mathrm{S}_{\mathrm{Dco}}$.
- Modulation control bits MODO to MOD4 select how often $f_{\left(\mathrm{DCO}_{+1}\right)}$ is used within the period of 32 DCOCLK cycles. The frequency $f(\mathrm{DCO})$ is used for the remaining cycles. The frequency is an average equal to:

$$
f_{\text {avereage }}=\frac{32 \times f_{(D C O)} \times f_{(D C O+1)}}{M O D \times f_{(D C O)}+(32-M O D) \times f_{(D C O+1)}}
$$

crystal oscillator, XIN, XOUT


NOTES: 1. The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.
2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

## MSP430x11x

## MIXED SIGNAL MICROCONTROLLERS

SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

EPROM Memory, P- and E- versions only (see Note 1)

| PARAMETER |  | TEST CONDITIONS | VCC | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V(PP) | Programming voltage, applied to TEST/VPP |  |  | 12 | 12.5 | 13 | V |
| I (PP) | Current from programming voltage source |  |  |  |  | 70 | mA |
| ${ }^{\text {t }}$ (pps) | Programming time, single pulse |  |  | 5 |  |  | ms |
| t(ppf) | Programming time, fast algorithm |  |  |  | 100 |  | $\mu \mathrm{s}$ |
| $\mathrm{P}_{(\mathrm{n})}$ | Number of pulses for successful programming |  |  | 4 |  | 100 | Pulse |
| ${ }^{t}$ (erase) | Erase time: <br> Wave length $2537 \AA$ at $15 \mathrm{Ws} / \mathrm{cm}^{2}$ <br> (UV lamp of $12 \mathrm{~mW} / \mathrm{cm}^{2}$ ) |  |  | 30 |  |  | min |
|  | Write/erase cycles |  |  | 1000 |  |  | cycles |
|  | Data retention $\mathrm{Tj}<55^{\circ} \mathrm{C}$ |  |  | 10 |  |  | Year |

NOTES: 1. Refer to the Recommended Operating Conditions for the correct $\mathrm{V}_{\mathrm{CC}}$ during programming.
JTAG Interface

| PARAMETER |  | TEST CONDITIONS | $V_{C C}$ | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fTCK | TCK input frequency | see Note 1 | 3 V | DC |  | 5 | MHz |
|  |  |  | 5 V | DC |  | 10 |  |

NOTES: 1. fTCK may be restricted to meet the timing requirements of the module selected.
JTAG Fuse (see Note 1)

| PARAMETER |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{FB}}$ | Fuse blow voltage, C versions (see Note 2) |  | $3 \mathrm{~V} / 5 \mathrm{~V}$ | 5.5 | 6 | V |
|  | Fuse blow voltage, E/P versions (see Note 2) |  | $3 \mathrm{~V} / 5 \mathrm{~V}$ | 11 | 13 |  |
| IFB | Supply current into TEST/VPP during fuse blow |  |  |  | 100 | mA |
| tFB | Time to blow fuse |  |  |  | 1 | ms |

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.
2. The fuse blow voltage is applied to the TEST/VPP pin.

## APPLICATION INFORMATION

## input/output schematic

Port P1, P1.0 to P1.3, input/output with Schmitt-trigger


NOTE: $x=$ Bit Identifier, 0 to 3 For Port P1

| PnSel.x | PnDIR.x | Dir. Control <br> from module | PnOUT.x | Module X <br> OUT | PnIN.x | Module X <br> IN | PnIE.x | PnIFG.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1Sel.0 | P1DIR.0 | P1DIR.0 | P1OUT.0 | VSS | P1IN.0 | TACLK $\dagger$ | P1IE.0 | P1IFG.0 |
| P1Sel.1 | P1DIR.1 | P1DIR.1 | P1OUT.1 | Out0 signal $\dagger$ | P1IN.1 | CCI0A $\dagger$ | P1IE. 1 | P1IFG.1 |
| P1Sel.2 | P1DIR.2 | P1DIR.2 | P1OUT.2 | Out1 signal $\dagger$ | P1IN.2 | CCI1A $\dagger$ | P1IE.2 | P1IFG.2 |
| P1Sel.3 | P1DIR.3 | P1DIR.3 | P1OUT.3 | Out2 signal $\dagger$ | P1IN.3 | CCI2A $\dagger$ | P1IE. 3 | P1IFG.3 |

† Signal from or to Timer_A
NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory.


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## APPLICATION INFORMATION

## input/output schematic (continued)

## Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features



| PnSel.x | PnDIR.x | Dir. Control <br> from module | PnOUT.x | Module X <br> OUT | PnIN.x | Module X <br> IN | PnIE.x | PnIFG.x | PnIES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1Sel.4 | P1DIR.4 | P1DIR.4 | P1OUT.4 | SMCLK | P1IN.4 | unused | P1IE.4 | P1IFG.4 | P1IES.4 |
| P1Sel.5 | P1DIR.5 | P1DIR.5 | P1OUT.5 | Out0 signal $\dagger$ | P1IN.5 | unused | P1IE.5 | P1IFG.5 | P1IES.5 |
| P1Sel.6 | P1DIR.6 | P1DIR.6 | P1OUT.6 | Out1 signal $\dagger$ | P1IN.6 | unused | P1IE.6 | P1IFG.6 | P1IES.6 |
| P1Sel.7 | P1DIR.7 | P1DIR.7 | P1OUT.7 | Out2 signal $\dagger$ | P1IN.7 | unused | P1IE. 7 | P1IFG.7 | P1IES.7 |

[^1]
## APPLICATION INFORMATION

## input/output schematic (continued)

Port P2, P2.0 to P2.4, input/output with Schmitt-trigger


NOTE: $x=$ Bit Identifier, 0 to 4 For Port P2

| PnSel.x | PnDIR.x | Dir. Control <br> from module | PnOUT.x | Module $X$ <br> OUT | PnIN.x | Module $X$ <br> IN | PnIE.x | PnIFG.x | PnIES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel.0 | P2DIR.0 | P2DIR.0 | P2OUT.0 | ACLK | P2IN.0 | unused | P2IE.0 | P2IFG.0 | P1IES.0 |
| P2Sel.1 | P2DIR.1 | P2DIR.1 | P2OUT.1 | VSS | P2IN.1 | INCLK $\dagger$ | P2IE. 1 | P2IFG. 1 | P1IES.1 |
| P2Sel.2 | P2DIR.2 | P2DIR.2 | P2OUT.2 | Out0 signal $\dagger$ | P2IN.2 | CCIOB $\dagger$ | P2IE.2 | P2IFG.2 | P1IES.2 |
| P2Sel.3 | P2DIR.3 | P2DIR.3 | P2OUT.3 | Out1 signal $\dagger$ | P2IN.3 | CCI1B $\dagger$ | P2IE.3 | P2IFG.3 | P1IES.3 |
| P2Sel.4 | P2DIR.4 | P2DIR.4 | P2OUT.4 | Out2 signal $\dagger$ | P2IN.4 | unused | P2IE.4 | P2IFG.4 | P1IES.4 |

$\dagger$ Signal from or to Timer_A
NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory.

## APPLICATION INFORMATION

## input/output schematic (continued)

Port P2, P2.5, input/output with Schmitt-trigger and Rosc function for the Basic Clock module


NOTE: DCOR: Control bit from basic clock module if it is set, P 2.5 is disconnected from P 2.5 pad

| PnSel.x | PnDIR.x | Director <br> Control from <br> module | PnOUT.x | Module $X$ <br> OUT | PnIN.x | Module $X$ <br> IN | PnIE.x | PnIFG.x | PnIES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel.5 | P2DIR.5 | P2DIR.5 | P2OUT.5 | VSS | P2IN.5 | unused | P2IE.5 | P2IFG.5 | P2IES.5 |

[^2]
## APPLICATION INFORMATION

## input/output schematic (continued)

Port P2, un-bonded bits P2.6 and P2.7


NOTE: $x=$ Bit identifier, 6 to 7 for Port P2 without external pins

| P2Sel.x | P2DIR.x | Dir. Control <br> from module | P2OUT.x | Module X <br> OUT | P2IN.x | Module X <br> IN | P2IE.x | P2IFG.x | P2IES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel.6 | P2DIR.6 | P2DIR.6 | P2OUT.6 | VSS | P2IN.6 | unused | P2IE.6 | P2IFG.6 | P2IES.6 |
| P2Sel.7 | P2DIR.7 | P2DIR.7 | P2OUT.7 | VSS $^{\text {P2IE }}$ | P2IN.7 | unused | P2IE.7 | P2IFG.7 | P2IES.7 |

NOTE: A good use of the unbonded bits 6 and 7 of port P2 is to use the interrupt flags. The interrupt flags can not be influenced from any signal other than from software. They work then as soft interrupt.

## APPLICATION INFORMATION

## JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, $I_{T F}$, of 1 mA at $3 \mathrm{~V}, 2.5 \mathrm{~mA}$ at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.
When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.
Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.
The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 6). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).


Figure 6. Fuse Check Mode Current, MSP430x11x


4040000/D 02/98

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

## MSP430C111IDW, MSP430C112IDW, MSP430P112IDW pin out

|  | DW PACKAGE (TOP VIEW) |  |  |
| :---: | :---: | :---: | :---: |
| TEST/VPP ■ | 10 | 20 | $\square \mathrm{P} 1.7 / \mathrm{TA} 2 / \mathrm{TDO} / \mathrm{TDI}$ |
| $V_{\text {Cc }}$ | 2 | 19 | $\square$ P1.6/TA1/TDI |
| P2.5/R $\mathrm{ROSC}_{\text {O }}$ | 3 | 18 | $\square \mathrm{P} 1.5 / \mathrm{TA} 0 / \mathrm{TMS}$ |
| $\mathrm{V}_{\text {SS }}$ | 4 | 17 | $\square \mathrm{\square} 1.4 / \mathrm{SMCLK} /$ TCK |
| XOUT/TCLK $\square$ | 5 | 16 | $\square \mathrm{P} 1.3 / \mathrm{TA} 2$ |
| XIN ■ | 6 | 15 | $\square \mathrm{\square}$ P1.2/TA1 |
| RST/NMI ■ | 7 | 14 | $\square$ P1.1/TA0 |
| P2.0/ACLK $\square$ | 8 | 13 | $\square \mathrm{P} 1.0 /$ TACLK |
| P2.1/INCLK $\square$ | 9 | 12 | $\square \mathrm{P}$ P2.4/TA2 |
| P2.2/TA0 ■ | 10 | 11 | $\square \mathrm{P} 2.3 / \mathrm{TA} 1$ |

## PMS430E112 pin out

| JL PACKAGE (TOP VIEW) |  |  |
| :---: | :---: | :---: |
| TEST/VPP | $1 \cup_{20}$ | P1.7/TA2/TDO/TDI |
| $V_{\text {CC }}$ | 219 | ] P1.6/TA1/TDI |
| P2.5/R $\mathrm{R}_{\text {OSC }}$ | 318 | P1.5/TA0/PMS |
| $\mathrm{V}_{\text {SS }}$ | $4 \quad 17$ | ] P1.4/SMCLK/TCK |
| XOUT/TCLK | 5 , - , 16 | P1.3/TA2 |
| XIN | [ 6 ' -' 15 | P1.2/TA1 |
| $\overline{\mathrm{RST}} / \mathrm{NMI}$ | 714 | P1.1/TA0 |
| P2.0/ACLK | 813 | P1.0/TACLK |
| P2.1/INCLK | 912 | P2.4/TA2 |
| P2.2/TA0 | $10 \quad 11$ | P2.3/TA1 |

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status $^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSP-EVK430A110 | OBSOLETE |  |  | 0 |  | TBD | Call TI | Call TI |
| MSP430C111IDW | OBSOLETE | SOIC | DW | 20 | TBD | Call TI | Call TI |  |
| MSP430P112AY | OBSOLETE | DIESALE | Y | 0 | TBD | Call TI | Call TI |  |
| MSP430P112IDW | ACTIVE | SOIC | DW | 20 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| PMS430E112JL | OBSOLETE | CDIP | JL | 20 |  | TBD | Call TI | Call TI |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathbf{B r}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only
E. Falls within MIL-STD-1835 GDIP1-T20

DW (R-PDSO-G20) PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)

> PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI . Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Audio |  |
| Amplifiers | $\underline{\text { www.ti.com/audio }}$ |
| Data Converters | $\underline{\text { amplifier.ti.com }}$ |
| DLP® Products | $\underline{\text { dataconverter.ti.com }}$ |
| DSP | $\underline{\text { www.dip.com }}$ |
| Clocks and Timers | $\underline{\text { www.ti.com/clocks }}$ |
| Interface | $\underline{\text { logic.ti.com }}$ |
| Logic | $\underline{\text { power.ti.com }}$ |
| Power Mgmt | $\underline{\text { microcontroller.ti.com }}$ |
| Microcontrollers | $\underline{\text { www.ti-ri.com/lidrf }}$ |

## Applications

| Communications and Telecom | www.ti.com/communications |
| :--- | :--- |
| Computers and Peripherals | $\underline{\text { www.ti.com/computers }}$ |
| Consumer Electronics | $\underline{\text { www.ti.com/consumer-apps }}$ |
| Energy and Lighting | $\underline{\text { www.ti.com/energy }}$ |
| Industrial | $\underline{\text { www.ti.com/industrial }}$ |
| Medical | $\underline{\text { www.ti.com/medical }}$ |
| Security | $\underline{\text { www.ti.com/security }}$ |
| Space, Avionics and Defense | $\underline{\text { www.ti.com/automotive }}$ |
| Transportation and <br> Automotive <br> Video and Imaging <br> Wireless | $\underline{\text { www.ti.com/video }}$ |
| www.ti.com/wireless-apps |  |


[^0]:    NOTE: $S=$ source $\quad D=$ destination

[^1]:    † Signal from or to Timer_A
    NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.
    2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory.

[^2]:    NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.
    2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory.

