

DTS MICRO-CONTROLLER FOR PORTABLE RADIO RECEIVER

DESCRIPTION

The SC9318-033 is a single-chip digital tuning system optimum for portable sets such as headphone radio, etc... 5-band of FM/MW /LW/TV/SW are provided compatibly with worldwide destinations.

FEATURES

Tuning function:

- * Manual tuning (up/down)
- * Direct tuning
- * Seek tuning

Memory function:


- * FM/MW/LW or TV/SW/WB each band 10 stations

Clock function:

- * Dual clock function
- * 12/24H clock
- * Sleep timer function
- * Alarm timer function

Other function:


- * Battery check input



ORDERING INFORMATION

Device	Package
SC9318FA-033	LQFP-64-10x10-0.5
SC9318FB-033	LQFP-64-12x12-0.65

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{DD}	1.3	V
Input Voltage	V _{IN}	-0.3~ V _{DD} +0.3	V
Power Dissipation	P _D	100	mW
Operating Temperature	T _{opr}	-10~60	°C
Storage Temperature	T _{stg}	-55~125	°C

ELECTRICAL CHARACTERISTICS

(T_{amb}=25°C, V_{DD} =3.0V, unless otherwise specified)

Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Range of Operating Supply Voltage	V _{DD}	*	1.8	3.0	3.6	V
Range of Memory Retention Voltage	V _{HD}	* Crystal oscillation stopped (CKSTP instruction executed)	1.0	--	3.6	mA
Operating Current	I _{DD1}	Under ordinary operation and PLL on operation, no output load F _{MIN} =230MHz input	--	7.0	12	mA
		Under ordinary operation and PLL on operation, no output load F _{MIN} =130MHz input	--	6.0	10	μA
	I _{DD2}	Under CPU operation only (PLL off, display turned on)	--	40	80	
	I _{DD3}	Soft wait mode (crystal oscillator, display circuit operating, CPU stopped, PLL off)	--	25	50	
	I _{DD4}	Hard wait mode (crystal oscillator operating only)	--	15	30	μA
Memory Retention Current	I _{HD}	Crystal oscillation stopped (CKSTP instruction executed)	--	0.1	10	
Crystal Oscillation Frequency	f _{XT}	*	--	75	--	kHz
Crystal Oscillation Startup Time	t _{ST}	Crystal oscillation f _{XT} =75kHz	--	--	1.0	s
Voltage Doubler Circuit						
Voltage Doubler Reference Voltage	V _{EE}	GND reference (V _{EE})	1.3	1.5	1.7	V
Constant Voltage Temperature Characteristics	DV	GND reference (V _{EE})	--	-5	--	mV/°C
Voltage Doubler Boosting Voltage	V _{LCD}	GND reference (V _{LCD})	2.6	3.0	3.4	V

(To be continued)

(Continued)


Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit	
Operating frequency ranges for programmable counter and IF counter							
FMIN (VHF Mode)	f _{VHF}	Sine wave input when V _{IN} =0.2Vp-p	50	--	230	MHz	
FMIN (FM Mode)	f _{FM}	Sine wave input when V _{IN} =0.2Vp-p	40	--	130		
AMIN (HF Mode)	f _{HL}	Sine wave input when V _{IN} =0.2Vp-p	1	--	45		
AMIN (LF Mode)	f _{LF}	Sine wave input when V _{IN} =0.2Vp-p	0.5	--	12		
IFIN	f _{IF}	Sine wave input when V _{IN} =0.2Vp-p	0.35	--	12		
Input Amplitude	V _{IN}	FMIN, AMIN, IFIN input	0.2	--	V _{DD} - 0.8	Vp-p	
LCD common output/segment output (COM1~COM3, S1~S23)							
Output Current	“H” Level	I _{OH1}	V _{LCD} =3V, V _{OH} =2.7V	-0.5	-1.0	--	mA
	“L” Level	I _{OL1}	V _{LCD} =3V, V _{OH} =0.3V	0.5	1.0	--	
Output Voltage 1/2 Level	V _{BS}	No load	1.3	1.5	1.7	V	
HOLD input port							
In put Leak Current	I _{LI}	V _{IH} =3.0V, V _{IL} =0V	--	--	±1.0	μA	
Input Voltage	“H” Level	V _{IH1}	--	2.4	--	3.0	V
	“L” Level	V _{IL1}	--	0	--	1.2	
A/D (N) converter (A/DIN2, DC-REF)							
Analog Input Voltage Range	V _{AD}	ADIN1, ADIN2	0	--	V _{DD}	V	
Analog Reference Voltage Range	V _{REF}	DC-REF, V _{DD} =2.0~3.6V	1.0	--	V _{DD} ×0.9	V	
Resolution	V _{RES}	--	--	6.0	--	bit	
Conversion Total Error	--	V _{DD} =2.0~3.6V	--	±1.0	±4.0	LSB	
Analog Input Leak	I _{LI}	V _{IH} =3.0V, V _{IL} =0V (ADIN1, ADIN2, DC-REF)	--	--	±1.0	μA	
KEY input port (K0~K3)							
N-ch/P-ch Input Resistance	R _{IN1}	--	75	150	300	kΩ	
Input Voltage	“H” Level	V _{IH2}	When input with pull-down resistance	1.8	--	3.0	V
	“L” Level	V _{IL2}	When input with pull-down resistance	0	--	0.3	
Input Voltage	“H” Level	V _{IH3}	When input with pull-up resistance	2.7	--	3.0	V
	“L” Level	V _{IL3}	When input with pull-up resistance	0	--	1.2	
Input Leak Current	I _{LI}	When input resistance off, V _{IH} =3.0V, V _{IL} =0V	--	--	±1.0	μA	
Timing output port (T0~T5)							
Output Current	“H” Level	I _{OH1}	V _{OH} =2.7V	-0.5	-1.0	--	mA
	“L” Level	I _{OL1}	V _{OL} =0.3V,Use LCD key-return mode	0.5	1.0	--	
N-ch Load Resistance	I _{TL}	No used LCD key-return mode	75	150	300	kΩ	

(To be continued)

(Continued)

Characteristics		Symbol	Test Condition	Min.	Typ.	Max.	Unit
DO1/OT, DO2 output; MUTE output							
Output	“H” Level	IOH1	VOH =2.7V	-0.5	-1.0	--	mA
Current	“L” Level	IOL1	VOL =0.3V	0.5	1.0	--	
Output Off Leak Current		ITL	VT LH=3.0V, VT LL=0V (DO1, DO2)	--	--	±100	nA
General-purpose I/O ports (P1-0~P3-1)							
Output	“H” Level	IOH1	VOH =2.7V	-0.5	-1.0	--	mA
Current	“L” Level	IOL1	VOL =0.3V	0.5	1.0	--	
Input Leak Current		ILI	VIH=3.0V, VIL=0V	--	--	±1.0	μA
Input Voltage	“H” Level	VIH4	--	2.4	--	3.0	V
	“L” Level	VIL4	--	0	--	0.6	
IN, RESET input port							
Input Leak Current		ILI	VIH=3.0V, VIL=0V	--	--	±1.0	μA
Input Voltage	“H” Level	VIH4	--	2.4	--	3.0	V
	“L” Level	VIL4	--	0	--	0.6	
Others							
Input Pull-Down Resistance		RIN2	(TEST)	25	50	100	kΩ
XIN Amp Feedback Resistance		RfXT	(XIN-XOUT)	--	20	--	MΩ
XOUT Output Resistance		ROUT	(XOUT)	--	3	--	kΩ
Input Amp Feedback Resistance	RfiN1	(FMIN, AMIN)		150	300	600	kΩ
	RfiN2	(IFIN)		500	1000	2000	
Voltage Used to Detect Supply Voltage Drop		VSTP	VDD	1.3	1.5	1.6	V
Supply Voltage Drop Detection Temperature Characteristics		DS	VDD	--	-2	--	mV/°C

PIN CONFIGURATION



PIN DESCRIPTION

Pin No.	Symbol	Description
1	COM1	LCD common output; Output common signal to the LCD panel. Through a matrix with pins S1~S23, a maximum of 69 segments can be displayed. Three levels, VLCD, VEE, and GND, are output at 83Hz every 2ms. VEE is output after SYSTEM RESET and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0".
2	COM2	
3	COM3	
4~18	S1~S15	LCD segment output; LCD segment output/Key return timing output; Segment signal output pins for the LCD panel. Together with COM1, COM2, and COM3, a matrix is formed that can display a maximum of 69 segments. The signals for the key matrix and the segment signals from pins S16/KR7~S23/KR0 are output on a time division basis. 4 X 8=32 key matrix can be created in conjunction with key input ports K0~K3.
19~26	S16/KR7~S23/KR0	

(To be continued)

(Continued)

Pin No.	Symbol	Description
27~30	K0~K3	Key input ports; 4 bit input ports for key matrix input. Combined in a matrix with key return timing outputs the LCD segment pins, data from a maximum of 4X8=32 keys can be input and pins are pulled up. On the key setting output pin, data from 4X6=24 keys can be input and pins are pulled down. The WAIT mode is released when high level is applied to key input ports set to pull-down.
31~36	T0~T5	Key return timing output port; These ports output the timing signal for key matrix. To form the key matrix, load resistance has been built-in the N-channel side. When the key matrix combined with push-key that does not need a key matrix diode.
37~40	P1-0 ~ P1-3	I/O port 1; The input and output of these 4 bit I/O ports can be programmed in 1 bit units. By altering the input to I/O ports set to input, the CLOCK STOP and WAIT modes can be released, and the MUTE bit of the MUTE pin can be set to "1".
41~44	P2-0 P2-1/ ADIN1 P2-2/ ADIN2 P2-3/ DC-REF	I/O port 2; /AD analog voltage input; /AD analog voltage input; /Reference voltage input; 4 bit I/O ports. Input and output may be programmed in 1 bit units. Pins P2-1 through P2-2 can also be used for analog input to the built-in 6 bit, 2-channel A/D converter. Conversion time of the built-in A/D converter using the successive comparison method is 280μs. The necessary pin can be programmed to A/D analog input in 1 bit units, and P2-3 can be set to the reference voltage input. Internal power supply (VDD) or constant voltage (VEE) can be used as the reference voltage. In addition, constant voltage (VEE) can be input to the A/D analog input so battery voltage, etc., can be easily detected. The reference voltage input, for which a built-in operational amp is used, has high impedance. The A/D converter, and their control are all executed by program.
45~46	P3-0 P3-1/ BUZR	I/O port 3; /Buzzer output; 2 bits I/O ports, whose input/output can be programmed in 1 bit units. The P3-1 pin also functions as the output for the built-in buzzer circuit. The buzzer sound can be output in 254 different tones between 18.75kHz and 147Hz, and at a duty of 50%. The buzzer output, and all associated controls can be programmed.
47	MUTE	Muting output port; 1 bit output port. Normally, this port is used for muting control signal output. This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1. MUTE bit output logic can be changed; PLL phase difference can also be output using this pin.

(To be continued)

(Continued)

Pin No.	Symbol	Description
49	$\overline{\text{HOLD}}$	HOLD mode control input; Input pin for request/release HOLD mode. Normally, this pin is used to input radio mode selection signals or battery detection signals. HOLD mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. When the CKSTP instruction is executed, request/release of the HOLD mode depends on the internal MODE bit. If the MODE bit is "0" (MODE-0), executing the CKSTP instruction while the $\overline{\text{HOLD}}$ pin is at low level stops the clock generator and the CPU and changes to memory back-up mode. If the MODE bit is "1" (MODE-1), executing the CKSTP instruction enters memory back-up mode regardless of the level of the $\overline{\text{HOLD}}$ pin. Memory back-up is release when the $\overline{\text{HOLD}}$ pin goes high in MODE-0, or when the level of the $\overline{\text{HOLD}}$ pin low in MODE-1. When memory back-up mode is entered by executing a WAIT instruction, any change in the $\overline{\text{HOLD}}$ pin input releases the mode. In memory back-up mode, current consumption is low (below 10μA), and all the output pins (e.g., display output, output ports) are automatically set to low level.
48	TEST	TEST mode control input; Input pin used for controlling TEST mode. High level indicates TEST mode, while low level indicates normal operation. The pin is normally used at low level or no-connection (NC). (A pull-down resistor is built-in).
50	IFIN/IN	IF signal input/Input port; IF counter's IF signal input for counting the IF signals of the FM and AM bands and detecting the automatic stop position. The input frequency is between 0.35~12MHz (0.2VP-P(Min)). A built-in input amp and C coupling allow operation at low-level input. The IF counter is a 20 bit counter with optional gate times of 1, 4, 16, and 64ms. 20 bit of data can be readily stored in memory. This input pin can be programmed for use as an input port (IN port). CMOS input is used when the pin is set as an IN port.
51	DO1/OT	Phase comparison output /Output port; Phase comparison output; PLL's phase comparison tri-state output pins. When the programmable counter's prescaler output is higher than the reference frequency, output is at high level. When output is lower than the reference frequency, high impedance output is obtained.
52	DO2	Because DO1 and DO2 are output in parallel, optimal filter constants can be designed for the FM/VHF and AM bands. Pin DO1 can be programmed to high impedance or programmed as an output port (OT). Thus the pins can be used to improve lock-up time or used as output ports.

(To be continued)

(Continued)

Pin No.	Symbol	Description
56	VDD	Power-supply pins; Pins to which power is applied. Normally, VDD=1.8~3.6V (3.0V Typ.) is applied. In back-up mode (when CKSTP instructions are being executed), voltage can be lowered to 1.0V. If voltage falls below 1.5V while the CPU is operating, the CPU stops to prevent malfunction (STOP mode). When the voltage rises above 1.5V, the CPU restarts.
53	GND	STOP mode can be detected by checking the STOP F/F bit. If necessary, execute initialization or adjust clock by program. When detecting or preventing CPU malfunctions using an external circuit, STOP mode can be invalidated and rendered non-operative by program. In that case, all four bits of the internal TEST port should be set to "1". If more than 1.8V is applied when the pin voltage is 0, the device's system is reset and the program starts from address "0". (power on reset).(Note) To operate the power on reset, the power supply should start up in 10~100ms.
54	FMIN	FM programmable counter input; Programmable counter input pin for FM,VHF band. The 1/2+pulse swallow system (VHF mode) and the pulse swallow system (FM mode) are selectable freely by program. At the VHF mode, local oscillation output (VCO output) of 50~230MHz (0.2VP-P(Min)) is input and FM mode, 40~130MHz (0.2VP-P (Min)) is input. A built-in input amp and C coupling allow operation at low-level input. (Note) when in the PLL OFF mode or when set to AMIN input, the input is pulled down.
55	AMIN	AM local oscillator signal input; Programmable counter input pin for AM band. The pulse swallow system (HF mode) and direct dividing system (LF mode) are freely selectable by program. At the HF mode, local oscillation output (VCO output) of 1~45MHz (0.2VP-P(Min)) is input and LF mode, 0.5~12MHz (0.2VP-P(Min)) is input. Built-in input amp operates with low-level input using a C coupling. (Note) When in PLL OFF mode or when set to FMIN input, the input is pulled down.
57	RESET	Reset input; Input pin for system reset signals. RESET takes place while at low level; at high level, the program starts from address"0". Normally, if more than 1.8V is supplied to VDD when the voltage is 0, the system is reset (Power on reset). Accordingly, this pin should be set to high level during operation.
58	XOUT	Crystal oscillator pins. A reference 75kHz crystal oscillator is connected to the XIN and XOUT pins. The oscillator stops oscillating during CKSTP instruction execution.
59	XIN	The VXT pin is the power supply for the crystal oscillator. A stabilizing capacitor (0.47μF Typ.) is connected.

(To be continued)

(Continued)

Pin No.	Symbol	Description
60	V _{XT}	
61	V _{LCD}	Voltage double boosting pin; Voltage doubler boosting pin for driving the LCD. A capacitor (0.1μF Typ.) is connected to boost the voltage.
62	C1	The V _{LCD} pin outputs voltage (3.0V), which has been doubled from the constant voltage (V _{EE} : 1.5V) using the capacitors connected between C1 and C2. That potential is supplied to the LCD drivers. If the internal V _{LCD} OFF bit is set to "1" by program, an external power supply can be input through the V _{LCD} pin to drive the LCD.
63	C2	At this time, the V _{LCD} /2 potential, whose V _{LCD} voltage is divided using registers, is output from the C2 pin.
64	V _{EE}	Constant voltage supply pin; 1.5V constant voltage supply pin for driving the LCD. A stabilizing capacitor (0.1μF Typ.) is connected. This is a reference voltage for the A/D converter, key input, and the LCD common output's bias potential.

Note: 1. When the device is reset (voltage higher than 1.8V, or when $\overline{\text{RESET}}$ = low→high), I/O ports are set to input,

the pins for I/O ports and additional functions (e.g., A/D converter) are set to I/O port input pins, while the IFIN/IN pins become IF input pins.

2. When in PLL OFF mode (when the three bits in the internal reference ports all show "1"), the IFIN and FMIN, AMIN pins are pulled down, and DO1 And DO2 are at high impedance.
3. When in CLOCK STOP mode (during execution of CKSTP instruction), the output port and the LCD output pins are all at low level, while the constant voltage circuit (V_{EE}), the voltage doubler circuit (V_{LCD}), and the power supply for the crystal oscillator (V_{XT}) are all off.
4. When the device is being reset, the contents of the output ports and internal ports are undefined and initialization by program is necessary.

FUNCTIONAL DESCRIPTION
RECEIVING BAND

Area	Band	Code		Receiving range	Step (Hz)	Fref. (Hz)	IF(Hz)
		A1	A0				
U.S.A. *1	FM	0	0	87.5~108.0M	50/200k	25k	10.7M
	MW			522~1620k	9k	3k	450k
				520~1710k	10k	5k	
	TV			2~13ch	1ch	25k	10.7M
	WB			162.400~162.550M	25k	12.5k	
General	FM	0	1	87.5~108.0M	50/100k	25k	10.7M
	MW			522~1620k	9k	3k	450k
				520~1620k	10k	5k	
	LW			144~281k	1k	1k	
Europe east/Europe *2	FM	1	0	65.0~74.0M	50k	25k	10.7M
				87.5~108.0M	50k	25k	10.7M
	MW			531~1611k	9k	3k	450k
				530~1610k	10k	5k	
	LW			144~281k	1k	1k	
Japan *3	FM	1	1	76.0~108.0M	100k	25k	-10.7M
				76.0~90.0M	100k	25k	-10.7M
				76.0~3ch	100k	25k	-10.7M
	MW			522~1629k	9k	3k	450k
				520~1620k	10k	5k	
	TV			1~12ch	1ch	25k	-10.7M
		SW1	SW0				
	SW	0	1	5.95~15.6	5k	5k	450k
		0	1	3.8~12.5			

Note: *1. If step is 200kHz. Range is 87.5~108.1MHZ

*2. The frequency range of FM in Europe area is according to FM step jumper.

*3. The frequency range of FM in Japan area is according to FM step and LW/TV enable jumper.

KEY MATRIX

	K0	K1	K2	K3
T0	A0 *	A1 *	SW0 *	SW1 *
T1	LW/TV * Enable	WB* Enable	FM step *	MW step *
T2	IF count * Enable	1/8 IF *	POWER KEY *enable	BAND * OUT
T3	CLOCK * disable	DUAL * disable	CLOCK * 12/24 H	+5KEY * enable
T4	BAND/DUAL	MEMORY/ CK ADJ	UP/ HOUR	DOWN/ MIN
T5	Minc	Mdec	ALARM	SLEEP

(*: Diode jumper)

KEY MATRIX (AD IN1 AND AD IN2)

AD1	AD2
1	7
2	8
3	9
4	0
5	FM
6/+5	AM

KEY MATRIX EXPLANATION OF FUNCTION

Symbol	Explanation of function
0~9	Calling and writing preset memory.
+5	Indirect tuning mode, used for input frequency
AM	Indirect tuning mode. Changing direct tuning mode of each band.
FM	When the key pushing again, mode is released.
BAND/DUAL	The receiving band is changed. In clock mode, the two clocks is changed cyclically
MEMORY/ CK	The writing preset memory in frequency display.
ADJ	The clock adjustment in clock display.
UP/ HOUR	The receiving frequency is up. The hour of time is up in clock adjustment mode.
DOWN/ MIN	The receiving frequency is down. The minute of time is up in clock adjustment mode.
Minc Mdec	In calling and writing preset memory, select of channel.
ALARM	The alarm function is on/off
SLEEP	The sleep function is on/off

DIODE MATRIX
EXPLANATION OF FUNCTION

Symbol	Explanation of function			
A0 A1	Setting area			
	A1	A0	ARAE	
	0	0	U.S.A	
	0	1	General	
	1	0	Europe/ E-Europe	
	1	1	Japan	
SW0 SW1	Setting of the receiving band of SW			
	SW1	SW0	Receiving band (MHz)	Note
	0	0	No SW	
	0	1	5.95~15.6	SWA
	1	0	3.80~12.50	SWB

(To be continued)

(Continued)

Symbol	Explanation of function				
LW/TV Enable	Setting of LW/TV band The with diode: TV enable (Japan, U.S.A) The with diode: LW enable (other) The without diode: TV disable (Japan, U.S.A) The without diode: LW disable (other)				
WB enable	Setting of WB band The with diode: WB enable The without diode: WB disable				
FM STEP	Setting of FM step				
	FM step		Step	FM receiving frequency	
	0		200kHz	87.5~108.0M	
	1		50kHz	87.5~108.0M	
	General area				
	FM step		Step	FM receiving frequency	
	0		100kHz	87.5~108.0M	
	1		50kHz	87.5~108.0M	
	Europe area				
	FM step		Step	FM receiving frequency	
	0		50kHz	65.0~74.0M 87.5~108.0M	
	1		50kHz	87.5~108.0M	
	Japan area (step=100kHz)				
	FM step		LW/TVena	FM receiving frequency	TV receiving frequency
	0		0	76.0~108.0M	--
0		1	76.0~108.0M	1~12ch	
1		0	76.0~3ch	--	
1		1	76.0~90.0M	1~12ch	
MW STEP	Setting of MW step The with diode: MW 10kHz step The without diode: MW 9kHz step				
IF count Enable	Setting of the IF count detection The with diode: IF count detection The without diode: SD input detection				
1/8 IF	Setting of IF counter input The with diode: IF 1/8 input The without diode: IF direct input				
POWER KEY enable	Setting of power key The with diode: tact key The without diode: slide key				

(To be continued)

(Continued)


Symbol	Explanation of function
BAND OUT	Setting of BAND IN/OUT The with diode: BAND OUT The without diode: BAND IN
CLOCK disable	Setting of clock function The with diode: clock disable The without diode: clock enable
Dual disable	Setting of dual clock function The with diode: dual clock disable The without diode: dual clock enable
CLOCK 12/24H	Setting of clock function The with diode: 24H CLOCK The without diode: 12 CLOCK
+5 KEY enable	Setting of +5 key The with diode: +5 key enable The without diode: +5 key disable

I/O MAP

Port	Pin	Name	I/O	Function	Active	Init	Case of Not use
DO1/OT	51	POOWER out	O	Power output	H	L	Open
IN	50	IF IN/SDIN	I	IF count input/SD input	--	--	--
HOLD	48	BATTERY	I	Battery input L: back up, H: normal	H	--	GND
MUTE	47	MUTE	O	MUTE output	H	H	Open
P3-1	46	BUZR	O	BUZR output	--	--	Open
P3-0	45	BATTERY INDICATOR	I	Battery indicator input L: battery mark flashing H: no mark	H	--	VDD
P2-3	44	STEREO	I	Stereo input L: mono H: stereo	H	--	GND
P2-2	43	ADIN2	I	Key AD input	--	--	VDD
P2-1	42	ADIN1	I	Key AD input	--	--	VDD
P2-0	41	B2/TVout	O	Refer to another sheet.	--	--	--
P1-3	40	BAND1	I/O		--	--	--
P1-2	39	BAND0	I/O		--	--	--
P1-1	38	LOCK	I	Key lock input L: unlock H: lock	H	--	GND
P1-0	37	POWER in	I	Power input/ power key	--	--	--
T5	36	T5	O	Key timing output	H	L	Open
T4	35	T4	O	Key timing output	H	L	Open
T3	34	T3	O	Key timing output	H	L	Open
T2	33	T2	O	Key timing output	H	L	Open
T1	32	T1	O	Key timing output	H	L	Open
T0	31	T0	O	Key timing output	H	L	Open

LCD MAP

Symbol	Pin no.	Segment name			Function
		COM1	COM2	COM3	
S1	4	FM	MW	ALARM	FM: FM band MW: MW band ALARM: alarm mark
S2	5	1	SW	LW	SW, 1, 2: SW band
S3	6	2	TV	PM	TV: TV band PM: PM (clock)
S4	7	1a'	AM	SLEEP	AM: AM (clock) SLEEP: sleep mark
S5	8	1c	1b	Colon	1a, 1c, 1b: 21.885 colon: (clock)
S6	9	2e	2f	ST	2a-g: 21885
S7	10	2d	2g	2a	ST: stereo mark
S8	11	SWdot	2c	2b	SWdot: 21.855
S9	12	3e	3f	LOCK	3a-g: 107.95
S10	13	3d	3g	3a	LOCK: key lock mark
S11	14	FMdot	3c	3b	FMdot: 107.95
S12	15	4e	4f	BATT	4a-g: 107.95
S13	16	4d	4g	4a	BATT: no battery mark
S14	17	5	4c	4b	5: 107.95
S15	18	KHz	MHz	MEMO	KHz: kHz mark MHz: MHz mark MEMO: memory mark
S16	19	7e	7f	6bc	6bc: 107.95 15
S17	20	7d	7g	7a	CH: CH mark
S18	21	CH	7c	7b	7a-g: 107.95 15
S19	22	wb	+5	--	Wb: WB band & 162.xx +5 :+5 mark



When BAND OUT is selected

		OUT	OUT	OUT
		B0	B1	B2
FM		L	L	L
SW		H	H	L
MW		H	L	L
LW		L	H	L
WB		L	H	H
TV	2-6ch	L	L	L
	7-13ch	L	L	H
TV JPN	1-3ch	L	L	L
	4-12ch	L	L	H

When BAND IN is selected

With LW/TV enable diode jumper

USA/JPN		IN	IN	OUT
		B0	B1	TVout
FM		L	L	L
MW		H	L	L
WB		L	H	H
TV	2-6ch	H	H	L
	7-13ch	H	H	H
TV JPN	1-3ch	H	H	L
	4-12ch	H	H	H

When TV is enable, SW can not be selected.

Without LW/TV enable diode jumper

		IN	IN	OUT
		B0	B1	TVout
FM		L	L	L
SW		H	H	L
MW		H	L	L
WB		L	H	H

EUR/GEN		IN	IN	OUT
		B0	B1	TVout
FM		L	L	L
SW		H	H	L
MW		H	L	L
WB		L	H	L

When LW is enable, WB can not be selected.

BAND CHANGE

1.Principal function

The receiving band is changed

2. input ports and keys to be used

BAND key, BAND0 in/out, BAND1 in/out, BAND2/TV output, BAND OUT jumper.

3.Function

With BAND OUT jumper

- The receiving band is changed cyclically pushing [BAND] key.
- The receiving band is changed as shown below.

2 band selection (SW0, SW1, LW/TVenable jumper, WBenable jumper = 0)

→ FM → AM

3 band selection (LW/TVenable jumper, WBenable jumper = 0)

→ FM → MW → SW-A/B

3 band selection (SW0, SW1, WBenable jumper = 0)

→ FM → MW → LW/TV

4 band selection (WBenable jumper = 0)

→ FM → MW → LW/TV → SW-A/B

In case of USA case

→ FM → MW → (TV) → (SW-A/B) → (WB)

- In case of +5 KEYenable jumper is off, when the AM key and 0~9 key is used, frequency is setting direct.
But the frequency is outside, the "err" mark is flashed.

Without BAND OUT jumper:

- The receiving band is changed by BAND0 and BAND1 input.
- The receiving band is changed as shown below

With LW/TV enable jumper

USA/JPN		IN	IN	OUT
		B0	B1	TVout
FM		L	L	L
MW		H	L	L
WB		L	H	H
TV	2-6ch	H	H	L
USA	7-13ch	H	H	H
TV	1-3ch	H	H	L
JPN	4-12ch	H	H	H

When TV is enable, SW cannot be selected.

WB is selected at USA area

Without LW/TV enable jumper

	IN	IN	OUT
	B0	B1	TVout
FM	L	L	L
SW	H	H	L
MW	H	L	L
WB	L	H	H

WB is selected at USA area

EUR/GEN		IN	IN	OUT
		B0	B1	TVout
FM		L	L	L
SW		H	H	L
MW		H	L	L
WB		L	H	L

When LW is enable, WB can not be selected.

MANUAL TUNING/SEEK TUNING

1. Principal function



- 1 push/ 1 step and seek tuning.

2. Input ports and keys be used.

UP key, DOWN key



3. Function

- 1 push/ 1 step tuning by UP/DOWN key.
- When UP/DOWN key is pushed for more than 500ms, seek tuning is started.
- The seek tuning is stopped. If IFcount-enable jumper is "ON", the stop signal specified is input on IF INPUT, else IFcount-enable jumper is "OFF", the stop signal specified is input on SD INPUT.
- But seek tuning is not stopped even when a station was detected, in case UP/DOWN key is pushing continue.
- The scan time is 200ms/ step in TV/WB band. In other bands, it is 100ms/step.
- The tuning method is the saw tooth wave form method, and when the receiving frequency reach the band edge, if goes to the opposite side and the continuous tuning is hold for 500ms. In case of meter band, refer explanation of the meter band.
- When the LW band received, manual tuning is 1kHz/step, but seek tuning is 9kHz/step.
- In case of used SD signal.



i. In case of used IF count.

Unit = millisecond



Band	Wide			Narrow		
	Range (Hz)	Gate time (ms)	Times	Range (Hz)	Gate time (ms)	Times
FM	10.7M ± 80k	4	1/1	10.7M ± 20k	64	1/1
TV/WB	10.7M ± 80k	4	1/1	10.7M ± 30k	64	1/1
LW/MW/SW	450 ± 0.5k	4	2/4			

PRESET MEMORY

1. Principal function

Calling and writing in preset memory.

2. Input ports and keys to be used.

0~9 keys, Minc key, Mdec key, MEMORY key, AM key, FM key, +5 KEYenable jumper.

3. Function

- The each band have the fixed preset memory 10ch.
- The fixed preset memory is called when 0~9 was pushed.
Incase of +5 KEYenable jumper is set, the +5 key at first pushing is only flashing "+5" mark. A preset memory number is fixed when 1~5 key was pushed during "+5" mark is flashed. If second pushing is nothing for 5 second, it canceled "+5" mark flashing mode.
- When the Minc key is pushed, the preset memory called next ch.
When the Mdec key is pushed, the preset memory is decrement.
- In case of +5KEYenable jumper is off, when the AM or FM key is used. Frequency is setting direct. AM or FM key push, changed the direct input mode, and frequency is setting by pushed 0~9 key. If input frequency is inside. The frequency is received, but the frequency is outside, the "Err" mark is flashed, and canceled this mode.
- The memory mode is set, when MEMORY key was pushed.

- f. The memory mode is released automatically after 5 seconds.
- g. The "MEMO" mark is flashed in the memory mode.
- h. A receiving frequency is written in the fixed preset memory, when MEMORY key is pushed after 0~9 key was pushed in the memory mode.

In case of Minc or Mdec key is used. It is selected the each ch in the memory mode, and you pushed MEMORY key again.

DIRECT TUNING

1. Principal function

Direct tuning

2. Input ports and keys be used.

FM, AM, 0~9 key, +5 KEYenable jumper

3. Function


- a. In case of +5 KEYenable jumper is off, this function is enable.

e.g. in case of FM 89.0MHz


[FM] key push




[8] key push



[9] key push



[FM] key push




e.g. in case of FM 105.6 MHz


[FM] key push




[1] key push



[0] key push



[5] key push



[6] key push



[FM] key push



e.g. in case of AM 1611 MHz


[AM] key push




[1] key push




[6] key push




[1] key push



[1] key push



[AM] key push



e.g. in case of SW 9 MHz


[AM] key push



[9] key push




[AM] key push




e.g. in case of SW 15.555 MHz


[AM] key push




[1] key push




[5] key push




[5] key push




[5] key push



[5] key push




[AM] key push




e.g. in case of SW 15.550 MHz


[AM] key push




[1] key push




[5] key push




[5] key push




[5] key push



[0] key push



[AM] key push



TRACKING DATA

FM (unit: MHz)

	1 ch	2 ch	3 ch	4 ch	5 ch
U.S.A	Lower	90.1	98.1	106.1	Upper
Gen.	Lower	90.1	98.1	106.1	Upper
Europe	Lower	90.1	98.1	106.1	Upper
Japan	Lower	90.1	98.1	108.1	Upper

MW9k (unit: KHz)

	1 ch	2 ch	3 ch	4 ch	5 ch
U.S.A	Lower	612	999	1404	Upper
Gen.	Lower	612	999	1404	Upper
Europe	Lower	612	999	1404	Upper
Japan	Lower	612	999	1404	Upper

MW10k (unit:KHz)

	1 ch	2 ch	3 ch	4 ch	5 ch
U.S.A	Lower	610	1000	1400	Upper
Gen.	Lower	610	1000	1400	Upper
Europe	Lower	610	1000	1400	Upper
Japan	Lower	610	1000	1400	Upper

LW (unit: kHz)

1ch	2ch	3ch	4ch	5ch
148	164	218	272	281

TV

	1 ch	2 ch	3 ch	4 ch	5 ch
U.S.A	2	4	5	9	13
Japan	1	3	4	8	12

SW (unit: MHz)

	1 ch	2 ch	3 ch	4 ch	5 ch
SW0=1, SW1=0	5.95	6.50	10.00	14.00	15.60
SW0=0, SW1=1	3.80	5.00	7.00	11.00	12.50

WB

1ch	2ch	3ch	4ch	5ch
1	2	4	6	7

SLEEP

1. Principal function

The power is off after sleep time.

2. Input ports end key to be used.

SLEEP key

3.Function

- When the SLEEP key is pushed. The sleep function is set and the time is displayed for 5 seconds.
- The sleep times is changed as shown below, every pushing the SLEEP key during the sleep time is displayed.

→ 90 → 80 → 70 → 60 → 50 → 40 → 30 → 20 → 10 → off

- the sleep mark is on during the sleep function is set.
- The sleep function is cleared. If the SLEEP key was pushed when the sleep time is not displayed and sleep function is set.
- The power is automatically off after sleep time, when function is set.

CLOCK

1. Principal function

The clock of 12H and 24H

2. Key to be used

UP/HOUR key. DOWN/MIN key. MEMORY/CLOCK-ADJUSTMENT key, BAND-DUAL key. DUAL-dis jumper. CLOCK-dis jumper, 12/24h jumper.

3. Functions

- a. The condition of the clock function is set as shown below according to setting of the CLOCK-dis jumper.
Without CLOCK-dis jumper: clock enable
With CLOCK-dis jumper: clock disable
- b. The clock function is only the power off. So clock display and clock adjustment is not disable when power is on.
- c. If the MEMORY/CLOCK-ADJUSTMENT key is pushed in clock display, the clock adjusting enable state is set for 5 second.
- d. In that state, the hour of the clock is adjusted by pushing the UP/HOUR key, and the minute of clock is adjusted by pushing the DOWN/MIN key.
- e. If the UP/HOUR key, the DOWN/MIN key is not pushed for 5 seconds in clock adjusting enable state, that state will be released. In this case, the second is not set the zero.
- f. When the MEMORY/CLOCK-ADJUSTMENT key is pushed in the clock adjusting enable state, the second of the clock is set to the zero and that state are released.
- g. The minute or the hour step up by 1 step/1 push, when the UP/HOUR key or the DOWN/MIN key is pushed for less than 500ms in clock adjusting enable state. The hour step up continuously by 1 step /250 ms by UP/HOUR key is pushed for more than 500ms. the minute step up continuously by 1 step/150ms by the [DOWN/MIN] key is pushed for more than 500ms
- h. The condition of the clock display is set as shown according to setting of the 12/24h jumper.
Without 12/24 jumper 12H display
With 12/24 jumper 24H display
- i. The condition of the how many clocks is set as shown below according to setting of the DUAL-dis, jumper.
Without DUAL-dis. jumper: 1 clock
With DUAL-dis. jumper: 2 clocks
In case of 2 clocks, the clocks have minute in common, so it can change only hour. The clock changed to clock1 or clock2 by BAND-DUAL key.

ALARM

1.Principal function

The alarm is set.

2.Key to be used

UP/HOUR key, DOWN/MIN key, MEMORY/CLOCK-ADJUSTMENT key, ALARM key, BUZR (p3-1) output.

3.Functions

- a. When the clock is disable, the alarm is disable.
- b. The alarm is enable when power is on and power is off.
- c. If the ALARM key is pushed. The alarm adjusting enable state is set for 5 seconds, and the alarm times flash at 1 Hz rate.
In that state, the hour of the alarm is adjusted by pushing the UP/HOUR key, and the minute of alarm is adjusted by pushing the DOWN/MIN key.


- d. If the any keys are not pushed for 5 seconds, the alarm adjusting enable state will be released.
- e. When the MEMORY/CLOCK-ADJUSTMENT key is pushed in the alarm adjusting enable state, that state is released and alarm times is changed flash to on. So if the any keys are not pushed 5 seconds, the alarm display state is released.
- f. The hour or the minute step up by 1 step/ 1 push, if the key is pushed for less than 500ms in alarm adjusting enable state.
If the key is pushed more than 500 ms in this state, the hour step up continuously by 1 step/ 250ms, the minute step up continuously by 1 step/150ms.
- g. If alarm time comes same to clock time, the alarm sound is output by BUZR (p3-1) port. In that state if the any keys are pushed, the alarm sound is released. But if the any keys are not pushed, the alarm sound is output for 60 minutes.

TIMING


PLL.....The timing to set the PLL data

CAUTION: If there is not instruction about the numerical value, their unit is millisecond.


1. POWER



2. BAND CHANGE



3. TUNING



Timing diagram showing Mute and Band outputs. The Mute output is high for 600-700 units. The Band output is high for 10-15 units, labeled PLL.

The timing diagram illustrates the sequence of events for the alarm system. It features three signal lines: Mute Output, Power Output, and Alarm Output. The Mute Output signal transitions from Low (L) to High (H) at the start of the sequence. The Power Output signal transitions from Low (L) to High (H) after a 20-unit delay following the Mute Output transition. The Alarm Output signal remains Low (L) until a 50~100 unit delay after the Power Output transition, then produces a series of three pulses, each with a duration of 50 units. The BEEP sound frequency is specified as 3.125kHz.

The diagram illustrates the SC9318-033 IC, a 48-pin device with a 16-pin package. The top section shows the internal structure with pins 1-16 and 17-32. The bottom section shows the internal structure with pins 33-48 and 49-64. The IC is connected to a +3V supply, a 75kHz X'tal, and various external components including capacitors, resistors, and a battery. The IC is labeled 'SC9318-033'.

Pin 1-16: WB, SLEEP, ST, LOOK, MEMO, CH. FM, AM, MW, PM, LW, TV, SW, 1 2.

Pin 17-32: S19, S18, S17, S16, S15, S14, S13, S12, S11, S10, S9, S8, S7, S6, S5, S4, S3, S2, S1, C3, C2, C1.

Pin 33-48: T0, T1, T2, T3, T4, T5, Power in/ Power Key, Power Key Lock, Key Lock, Band 0, Band 1, Band 2, VDD, ACIN1, ACIN2, DC-rel, Stereod, Battery Indicator, BUZR, MUTE, TEST, NC.

Pin 49-64: DO2, DO1/OT, Power out, IFin/SDin, Battery, 104, 104, 104, 104, 0.47 μ F, 75kHz X'tal, 15P, 47 μ F, 104, +3V, 102, 102, AM VCO, AM VCO, LPF, GND.

External Components: 1k, 2.7k, 3.9k, 6.8k, 12k, 39k, 12k, 12k, 1k, 7, 8, 9, 0, FM, AM.


The schematic diagram illustrates the SC9318-033 module's internal circuitry and its connections to a main board and various components. The module is a rectangular board with a 22-pin LCD22PIN connector on the left and a 13-pin CON01 connector on the right. The main board connections include BATT+, BATT-, and BATT- pins. The module's internal components include a microcontroller (Q05, 9015), a reset circuit (Q09, 104), a power key input (Q03, 9014C), a buzzer (R09, 1K), a stereo output (R010, 1K), a band output (R013, 1K), and a mute output (R011, 1K). The module also features a power key input (Q03, 9014C), a buzzer (R09, 1K), a stereo output (R010, 1K), a band output (R013, 1K), and a mute output (R011, 1K). The module is powered by a 1.5V battery (BAT) and a 1.5V battery (BAT). The module's internal components include a microcontroller (Q05, 9015), a reset circuit (Q09, 104), a power key input (Q03, 9014C), a buzzer (R09, 1K), a stereo output (R010, 1K), a band output (R013, 1K), and a mute output (R011, 1K). The module also features a power key input (Q03, 9014C), a buzzer (R09, 1K), a stereo output (R010, 1K), a band output (R013, 1K), and a mute output (R011, 1K). The module is powered by a 1.5V battery (BAT) and a 1.5V battery (BAT).

HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn

PACKAGE OUTLINE


LQFP-64-10x10-0.5

UNIT: mm



LQFP-64-12x12-0.65

UNIT: mm



**HANDLING MOS DEVICES:**

Electrostatic charges can exist in many things. All of our MOS devices are internally protected against electrostatic discharge but they can be damaged if the following precautions are not taken:

- Persons at a work bench should be earthed via a wrist strap.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed for dispatch in antistatic/conductive containers.