



SEFM8N18
SEFMN820
SEFP8N18
SEFP8N20

N-CHANNEL POWER MOS TRANSISTORS

HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cell silicon gate N-Channel enhancement mode Power-Mos field effect transistors.


V_{DSS}	R_{DS (ON)}	I_D
180V/200V	0.4 Ω	8 A

ABSOLUTE MAXIMUM RATINGS

	SEFM or SEFP	8N18	8N20
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	180V	200V
V_{DOR}	Drain-gate voltage ($R_{GS} = 20\text{ k}\Omega$)	180V	200V
V_{GS}	Gate-source voltage		±20V
I_D	Drain current (continuous) $T_{case} = 25^\circ\text{C}$		8A
I_{DM(*)}	Drain current (pulsed)		25A
I_{GM}	Gate current (pulsed)		1.5A
P_{tot}	Total power dissipation at $T_{case} = 25^\circ\text{C}$		75W
	Derating factor		0.6W/ $^\circ\text{C}$
T_{stg}	Storage temperature		-65 to 150 $^\circ\text{C}$
T_J	Max. operating junction temperature		150 $^\circ\text{C}$


(*) Pulse width limited by safe operating area

INTERNAL SCHEMATIC DIAGRAM



Dimensions in mm

MECHANICAL DATA





SEFMN820
SEFP8N18
SEFP8N20

THERMAL DATA

$R_{th\ l-case}$	Thermal resistance junction-case	max.	1.67°C/W
T_L	Maximum lead temperature for soldering purpose		275°C

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ C$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

OFF

$V_{DSS\ OFF}$	Drain-source breakdown voltage for SEFMN18/SEFP8N18 for SEFMN20/SEFP8N20	$I_D = 5\ mA$ $V_{GS} = 0$	180 200		V
I_{DS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 0.85$ Rated V_{DSS} $T_J = 100^\circ C$		250 2.5	μA mA
I_{GSS}	Gate-body leakage current ($V_{GS} = 0$)	$V_{GS} = \pm 20\ V$		500	nA

ON*

$V_{GS\ (on)}$	Gate threshold voltage $V_{DS} = V_{GS}$ $T_J = 100^\circ C$	$I_D = 1\ mA$	2 1.5	4.6 4.0	V
$R_{DS\ (on)}$	Static drain-source on resistance $V_{GS} = 10V$	$I_D = 4\ A$		0.27	Ω
$V_{DS\ (on)}$	Drain-source On voltage $V_{GS} = 10V$ $I_D = 8\ A$ $V_{GS} = 10V$ $I_D = 4\ A$ $T_J = 100^\circ C$			4 3.2	V
G_{fs}	Forward transconductance $V_{DS} = 15V$	$I_D = 4\ A$	3		mho

DYNAMIC

C_{iss}	Input capacitance	$V_{DS} = 25\ V$ $f = 1\ MHz$ $V_{GS} = 0$	980	1200	pF
C_{oss}	Output capacitance		200	260	pF
C_{rss}	Reverse transfer capacitance		80	100	pF

SEFMN820
SEFP8N18
SEFP8N20

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

SWITCHING

$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 25\text{ V}$ $I_D = 0.5 \text{ Rated } I_D$ $R_{DS(on)} = 50\Omega$ $R_L = 50\Omega$ (see test circuit)		40 150 100 100	ns ns ns ns
---	---	--	--	-------------------------	----------------------

SOURCE DRAIN DIODE


V_{SD} t_{on} t_{rr}	Forward on voltage Forward Turn-on time Reverse recovery time	$I_{SD} = \text{Rated } I_D$ $V_{GS} = 0$		2.0 250 325	V ns ns
----------------------------------	---	---	--	-------------------	---------------

* Pulsed: pulse duration $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

For typical curves, and clamping inductive load, gate charge, body drain diode trr measurement test circuits see SGSP363 Datasheet.

SWITCHING TIMES RESISTIVE LOAD

Test circuit



Pulse width $\leq 100\mu\text{s}$

Duty cycle $\leq 2\%$

$V_t = 10\text{V}$

Waveforms

