



Features:

- Advanced trench process technology
- Special designed for Convertors and power controls
- High density cell design for ultra low R_{dson}
- Fully characterized Avalanche voltage and current
- Avalanche Energy 100% test

**ID=80A
BV=100V
 $R_{dson}=14\text{mohm}$**


Description:

The SSF3018D is a new generation of middle voltage and high current N-Channel enhancement mode trench power MOSFET. This new technology increases the cell density and reduces the on-resistance; its typical R_{dson} can reduce to 11.6mohm.

Application:

- Power switching application

Absolute Maximum Ratings
SSF3018D TOP View (TO220)

	Parameter	Max.	Units
$I_D@T_c=25^\circ\text{C}$	Continuous drain current,VGS@10V	80	A
$I_D@T_c=100^\circ\text{C}$	Continuous drain current,VGS@10V	70	
I_{DM}	Pulsed drain current ①	320	
$P_D@T_c=25^\circ\text{C}$	Power dissipation	192	W
	Linear derating factor	2.0	W/ $^\circ\text{C}$
V_{GS}	Gate-to-Source voltage	± 20	V
E_{AS}	Single pulse avalanche energy ②	460	mJ
E_{AR}	Repetitive avalanche energy	TBD	
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ\text{C}$

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case	—	0.65	—	$^\circ\text{C/W}$

Electrical Characteristics @ $T_J=25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source breakdown voltage	100	—	—	V	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$
$R_{DS(on)}$	Static Drain-to-Source on-resistance	—	11.6	14	$\text{m}\Omega$	$V_{GS}=10\text{V}, I_D=30\text{A}$
$V_{GS(th)}$	Gate threshold voltage	2.0		4.0	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$
g_{fs}	Forward transconductance	33	55	—	S	$V_{DS}=10\text{V}, I_D=40\text{A}$
I_{DSS}	Drain-to-Source leakage current	—	—	1	μA	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$
		—	—	5		$V_{DS}=100\text{V},$ $V_{GS}=0\text{V}, T_J=150^\circ\text{C}$
I_{GSS}	Gate-to-Source forward leakage	—	—	200	nA	$V_{GS}=20\text{V}$
	Gate-to-Source reverse leakage	—	—	-200		$V_{GS}=-20\text{V}$
Q_g	Total gate charge	—	60	—	nC	$I_D=25\text{A}$
Q_{gs}	Gate-to-Source charge	—	21	—		$V_{DS}=0.5V_{DSS}$

Q_{gd}	Gate-to-Drain("Miller") charge	—	15	—		$V_{GS}=10V$
$t_{d(on)}$	Turn-on delay time	—	31	—	nS	$V_{DS}=0.5V_{DSS}$
t_r	Rise time	—	54	—		$I_D=10A$
$t_{d(off)}$	Turn-Off delay time	—	40	—		$R_G=15\Omega$
t_f	Fall time	—	48	—		$V_{GS}=10V$
C_{iss}	Input capacitance	—	3040	—	pF	$V_{GS}=0V$
C_{oss}	Output capacitance	—	420	—		$V_{DS}=25V$
C_{rss}	Reverse transfer capacitance	—	90	—		$f=1.0MHz$

Source-Drain Ratings and Characteristics



	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_s	Continuous Source Current. (Body Diode)	—	—	80	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	320		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J=25^\circ C, I_s=30A, V_{GS}=0V$ ③
t_{rr}	Reverse Recovery Time	—	100	—	nS	$I_F=25A, V_R=50V, V_{GS}=0V, -di/dt=100A/\mu s$ ③
t_{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_s + LD$)				







Notes:






① Repetitive rating; pulse width limited by max junction temperature.

② Test condition: $L = 0.3mH, ID = 37A, VDD = 50V$

③ Pulse width $\leq 300\mu s$; duty cycle $\leq 1.5\%$ $R_G = 25\Omega$ Starting $TJ = 25^\circ C$

EAS test circuits:

Gate charge test circuit:


Switch Time Test Circuit:

Switch Waveforms:

Input Admittance

Capacitance

On Resistance vs. Junction Temperature

On Resistance vs. Drain Current


Gate Charge
Forward Voltage Drop of Intrinsic Diode

Output Characteristics@25°C

Drain Current vs. Case Temperature

Maximum Transient Thermal Impedance

TO220 MECHANICAL DATA:
