

Silicon NPN Power Transistors

2SC1367

DESCRIPTION

- With TO-3 package
- Wide area of safe operation

APPLICATIONS

- For TV horizontal deflection output applications

PINNING(see fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector



Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings($T_a = \square$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	1000	V
V_{CEO}	Collector-emitter voltage	Open base	600	V
V_{EBO}	Emitter-base voltage	Open collector	5	V
I_C	Collector current		1	A
P_C	Collector power dissipation	$T_C = 25 \square$	50	W
T_j	Junction temperature		150	$\square$
T_{stg}	Storage temperature		-55~150	$\square$

Silicon NPN Power Transistors**2SC1367****CHARACTERISTICS****T_j=25°C unless otherwise specified**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEQ(SUS)}	Collector-emitter sustaining voltage	I _C =100mA; I _B =0	600			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =1mA; I _C =0	5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =0.5 A; I _B =0.1 A			5.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =0.5 A; I _B =0.1 A			1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =1000V; I _E =0			0.1	mA
I _{EBO}	Emitter cut-off current	V _{EB} =5V; I _C =0			0.1	mA
h _{FE}	DC current gain	I _C =0.2A ; V _{CE} =10V	30		120	
f _T	Transition frequency	I _C =0.1A ; V _{CE} =10V		6		MHz

Silicon NPN Power Transistors

2SC1367

PACKAGE OUTLINE




Fig.2 Outline dimensions