

OKI Semiconductor

Network Solutions Oki for a Global Society

FEDL9207-02 Issue Date: May 17, 2005

ML9207-xx

 5×7 Dot Character \times 24-Digit Display Controller/Driver with Character RAM

GENERAL DESCRIPTION

The ML9207-xx is a dot matrix vacuum fluorescent display tube controller driver IC which displays characters, numerics and symbols.

Dot matrix vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display.

The ML9207-xx has low power consumption since it is made by CMOS process technology.

-01 is available as a general-purpose code.


Custom codes are provided on customer's request.

FEATURES


- Logic power supply (V_{DD}) : 3.3 V ±10% or 5.0 V ±10%
- Fluorescent display tube drive power supply (V_{DISP}) : 3.3 V ±10% or 5.0 V ±10%
- Fluorescent display tube drive power supply (V_{FL}) : -20 to -60 V
- VFD driver output current (VFD driver output can be connected directly to the fluorescent display tube. No pull-down resistor is required.)
- Segment driver (SEG1 to SEG35) : -5.0 mA $(V_{FL} = -60 \text{ V})$ $(V_{FL} = -60 \text{ V})$ • Segment driver (AD1 to AD4) : -10.0 mA : -50.0 mA $(V_{FL} = -60 \text{ V})$ • Grid driver (COM1 to COM24) • General output port output current Output driver (P1 to P4) $\pm 1.0 \text{ mA} (V_{DD} = 3.3 \text{ V} \pm 10\%)$ $\pm 2.0 \text{ mA} (V_{DD} = 5.0 \text{ V} \pm 10\%)$ Content of display • CGROM 5×7 dots : 240 types (character data) • CGRAM 5×7 dots : 16 types (character data) • ADRAM 24 (display digit) \times 4 bits (symbol data) 24 (display digit) \times 8 bits (register for character data display) • DCRAM • General output port 4 bits (static operation) Display control function : 9 to 24 digits Display digit • Display duty (brightness adjustment) : 0/1024 to 960/1024 • All lights ON/OFF • 4 interfaces with microcontroller : DA, \overline{CS} , \overline{CP} , \overline{RESET}
- 1-byte instruction execution (excluding data write to RAM and Display duty set)
- Built-in oscillation circuit
 Crystal oscillation or ceramic oscillation

 Package options: 80-pin QFP package (QFP80-P-1414-0.65-K) 80-pin QFP package (QFP80-P-1420-0.80-BK)
 (Product name : ML9207-xxGA) xx indicates the code number.

BLOCK DIAGRAM




SCHEMATIC DIAGRAM OF DRIVER OUTPUT CIRCUIT



FEDL9207-02


ML9207-xx

PIN CONFIGURATION (TOP VIEW)



NC: No connection

80-Pin Plastic QFP (QFP80-P-1414-0.65-K)



NC: No connection

80-Pin Plastic QFP (QFP80-P-1420-0.80-BK)

ML9207-xx

PIN DESCRIPTION

	in	Symbol	Туре	Connects to	Description
QFP-1 *	QFP-2*	,	,,		-
3 to 37	5 to 39	SEG1 to 35	0	Fluorescent tube anode electrode	Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH} > -5.0 \text{ mA}$
39 to 62	41 to 64	COM1 to 24	0	Fluorescent tube grid electrode	Fluorescent display tube grid electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH} > -50.0 \text{ mA}$
1, 2, 79, 80	1 to 4	AD1 to AD4	0	Fluorescent tube anode electrode	Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH} > -10.0 \text{ mA}$
72 to 75	74 to 77	P1 to P4	0	LED anode electrode	General port output. Output of these pins in static operation, so these pins can drive the LED. $I_{OH} > -2.0$ mA
71	73	V_{DD}			V _{DD} -GND are power supplies for internal logic.
38, 78	40, 80	V _{DISP1 to 2}		Power supply	V_{DISP} - V_{FL} are power supplies for driving
64	66	GND		Fower suppry	fluorescent tubes. Use the same power supply
63, 76	65, 78	V _{FL1 to 2}			for V_{DD} and V_{DISP} .
70	72	DA	Ι	Microcontroller	Serial data input (positive logic). Input from LSB.
69	71	CP	I	Microcontroller	Shift clock input. Serial data is shifted on the rising edge of CP.
68	70	CS	I	Microcontroller	Chip select input. Serial data transfer is disabled when $\overline{\text{CS}}$ pin is "H" level.
67	69	RESET	I	Microcontroller	Reset input. "Low" initializes all the functions. Initial status is as follows. • Address of each RAM address "00"H • Data of each RAM Content is undefined • Display digit
65	67	OSC0	I	Crystal or	Pins for self-oscillation. (Do not apply external clocks to these pins.) Connect these pins to the crystal and capacitors or to the ceramic resonator and capacitors.
66	68	OSC1	0	ceramic resonator	The target oscillation frequency is 4.0 MHz. (Note that the device includes the feed back resistor of 1 M Ω) See Application Circuit.

* QFP1 : QFP80-P-1414-0.65-K

QFP2 : QFP80-P-1420-0.80-BK

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol		Condition	Rating	Unit	
Supply Voltage (1)	V_{DD}		*1	–0.3 to +6.5	V	
Supply Voltage (1)	V _{DISP}		*1	–0.3 to +6.5	V	
Supply Voltage (2)	V_{FL}		—	-80 to V _{DISP} +0.3	V	
Input Voltage	V _{IN}		_	–0.3 to V_{DD} +0.3	V	
Dower Dissinction	PD	Ta≥25°C	QFP80-P-1414-0.65-K	637	mW	
Power Dissipation			QFP80-P-1420-0.80-BK	764		
Storage Temperature	T _{STG}		_	–55 to +150	°C	
	I _{O1}	С	OM1 to COM24	-60 to 0.0		
Output Current	I _{O2}		AD1 to AD4	-20 to 0.0		
Output Current	I _{O3}	S	SEG1 to SEG35 -10 to 0.0		mA	
	I _{O4}		P1 to P4	-4.0 to +4.0	7	

*1: Use the same power supply for V_{DD} and V_{DISP} .

RECOMMENDED OPERATING CONDITIONS

When the power supply voltage is 5V (typ.)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V_{DD}, V_{DISP}	_	4.5	5.0	5.5	V
Supply Voltage (2)	V _{FL}		-60		-20	V
High Level Input Voltage	V _{IH}	All input pins excluding OSC0 pin	$0.7 V_{DD}$	_	_	V
Low Level Input Voltage	VIL	All input pins excluding OSC0 pin	_	_	$0.3 \; V_{\text{DD}}$	V
CP Frequency	f _C		_		2.0	MHz
Oscillation Frequency	f _{osc}	Self-oscillation	3.5	4.0	4.5	MHz
Frame Frequency	f _{FR}	DIGIT = 1 to 24, Self-oscillation	142	163	183	Hz
Operating Temperature	T _{OP}		-40		+85	°C

When the power supply voltage is 3.3V (typ.)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	$V_{\text{DD}},V_{\text{DISP}}$		3.0	3.3	3.6	V
Supply Voltage (2)	V _{FL}		-60		-20	V
High Level Input Voltage	V _{IH}	All input pins excluding OSC0 pin	0.8 V _{DD}	_	_	V
Low Level Input Voltage	V _{IL}	All input pins excluding OSC0 pin	—		$0.2 \; V_{\text{DD}}$	V
CP Frequency	fc	_	_		2.0	MHz
Oscillation Frequency	fosc	Self-oscillation	3.5	4.0	4.5	MHz
Frame Frequency	f _{FR}	DIGIT = 1 to 24, Self-oscillation	142	163	183	Hz
Operating Temperature	T _{OP}	_	-40		+85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics-1

	$(V_{DD}, V_{DISP} = 5.0 \text{ V} \pm 10\%, V_{FL} = -60\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified})$								
Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit		
High Level Input Voltage	V _{IH}	CS, CP, DA, RESET		—	0.7 V _{DD}	—	V		
Low Level Input Voltage	VIL	CS, CP, DA, RESET		—	_	0.3 V _{DD}	V		
High Level Input Current	I _{IH}	CS, CP, DA, RESET		V _{IH} = V _{DD}	-1.0	+1.0	μA		
Low Level Input Current	IIL	CS, CP, DA, RESET	,	V _{IL} = 0.0 V	-1.0	+1.0	μA		
	V _{OH1}	COM1 to 24	I _{OH1} = –50.0 mA		V _{DISP} -2.0	—	V		
High Level Output	V _{OH2}	AD1 to AD4	I _{OH:}	2 = -10.0 mA	V _{DISP} -1.5	—	V		
Voltage	V _{OH3}	SEG1 to 35	I _{OF}	₁₃ = –5.0 mA	V _{DISP} -1.5	—	V		
	V _{OH4}	P1 to P4	IOF	₁₄ = -2.0 mA	V _{DD} -1.0	—	V		
Low Level Output Voltage	V _{OL1}	COM1 to 24 AD1 to AD4 SEG1 to 35		_	_	V _{FL} +1.0	V		
	V_{OL2}	P1 to P4	1	_{OL1} = 2 mA	_	1.0	V		
Supply Current	I _{DD1}	I _{DD1}		Duty = 960/1024 Digit = 1 to 24 All output lights ON	_	6	mA		
Supply Current	I _{DD2}	V _{DD} , V _{DISP}	4 MHz, no load	Duty = 0/1024 Digit = 1 to 9 All output lights OFF		5	mA		

OKI Semiconductor

ML9207-xx

DC Characteristics-2

	(V _{DD} , V	DISP = 3.3 V ±10%	b, V _{FL} = −60	V, Ta = –40 to +85°C	, unless c	otherwise	specified)
Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit
High Level Input Voltage	V _{IH}	CS, CP, DA, RESET		_	0.8 V _{DD}	—	V
Low Level Input Voltage	VIL	CS, CP, DA, RESET		_	_	$0.2 V_{\text{DD}}$	V
High Level Input Current	Iιн	CS, CP, DA, RESET		V _{IH} = V _{DD}	-1.0	+1.0	μA
Low Level Input Current	I _{IL}	CS, CP, DA, RESET	,	V _{IL} = 0.0 V	-1.0	+1.0	μA
	V _{OH1}	COM1 to 24	I _{OH1} = –50.0 mA		V _{DISP} -2.0	—	V
High Level Output Voltage	V _{OH2}	AD1 to AD4	I _{OH2}	₂ = −10.0 mA	V _{DISP} -1.5	—	V
	V _{ОН3}	SEG1 to 35	IOF	₁₃ = –5.0 mA	V _{DISP} -1.5	—	V
	V _{OH4}	P1 to P4	I _{OF}	₁₄ = -1.0 mA	V _{DD} -1.0	—	V
Low Level Output Voltage	V _{OL1}	COM1 to 24 AD1 to AD4 SEG1 to 35		_	_	V _{FL} +1.0	V
	V _{OL2}	P1 to P4	l.	_{OL1} = 1 mA	—	1.0	V
Supply Current	I _{DD1}		f _{osc} =	Duty = 960/1024 Digit = 1 to 24 All output lights ON	_	5	mA
Supply Current	I _{DD2}	V _{DD} , V _{DISP}	4 MHz, no load	Duty = 0/1024 Digit = 1 to 9 All output lights OFF	_	4	mA

OKI Semiconductor

ML9207-xx

AC Characteristics-1

	(V _{DD} , V _{DISP} = 5.0 V \pm 10%, V _{FL} = -60 V, Ta = -40 to +85°C, unless otherwise specified)								
Parameter	Symbol		Condition	Min.	Max.	Unit			
CP Frequency	f _C		—	—	2.0	MHz			
CP Pulse Width	t _{CW}		_	250	—	ns			
DA Setup Time	t _{DS}		_	250	—	ns			
DA Hold Time	t _{DH}		_	250	—	ns			
CS Setup Time	t _{css}		_	250	_	ns			
CS Hold Time	t _{CSH}		Self-oscillation	16		μs			
CS Wait Time	t _{CSW}		_	250	_	ns			
Data Processing Time	t _{DOFF}		Self-oscillation	8	_	μs			
RESET Pulse Width	t _{wres}		SET signal is input from ntroller, etc. externally	250	_	ns			
RESET Time	t _{RSON}		—	t _{oscon}	—	ns			
DA Wait Time	t _{RSOFF}		_	250	—	ns			
All Output Slow Data	t _R	C = 100 pF	t _R = 20% to 80%	_	2.0	μs			
All Output Slew Rate	t _F	C _I = 100 pF	t _F = 80% to 20%	_	2.0	μs			
OSC Duty Ratio	du _{OSC}		_	40	60	%			
Oscillation Start-up time	toscon		_		*1				

*1 t_{OSCON} depends on the type of crystal or resonator. Refer to characteristic data of crystal or resonator used.

AC Characteristics-2


(V _{DD} , V _{DISP} = $3.3 \text{ V} \pm 10\%$, V _{FL} = -60 V , Ta = $-40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified)								
Parameter	Symbol		Condition	Min.	Max.	Unit		
CP Frequency	f _C		_	—	2.0	MHz		
CP Pulse Width	t _{cw}		_	250	_	ns		
DA Setup Time	t _{DS}		_	250	_	ns		
DA Hold Time	t _{DH}		_	250	_	ns		
CS Setup Time	t _{css}		_	250	_	ns		
CS Hold Time	t _{CSH}		Self-oscillation	16		μs		
CS Wait Time	t _{csw}		_	250	_	ns		
Data Processing Time	t _{DOFF}		Self-oscillation	8	_	μs		
RESET Pulse Width	t _{wres}		SET signal is input from ntroller, etc. externally	250	—	ns		
RESET Time	t _{RSON}		—	toscon	_	ns		
DA Wait Time	t _{RSOFF}		—	250	_	ns		
All Output Slow Data	t _R	C = 100 pF	t _R = 20% to 80%	—	2.0	μs		
All Output Slew Rate	t _F	C _I = 100 pF	t _F = 80% to 20%	_	2.0	μs		
OSC Duty Ratio	duosc	—		40	60	%		
Oscillation Start-up time	toscon		_		*1			

*1 t_{OSCON} depends on the type of crystal or resonator. Refer to characteristic data of crystal or resonator used.


TIMING DIAGRAM

Symbol	V_{DD} = 3.3 V ±10%	V_{DD} = 5.0 V ±10%
V _{IH}	0.8 V _{DD}	0.7 V _{DD}
VIL	0.2 V _{DD}	0.3 V _{DD}


• Data Timing




Reset Timing




• Output Timing





• Digit Output Timing (for 24-digit display, at a duty of 960/1024)

• OSC Timing



FUNCTIONAL DESCRIPTION

Command List

		LSB			1st b	yte			MSB	LSB			2nd	byte			MSB	-
	Command	B0	B1	B2	В3	B4	B5	B6	B7	B0	B1	B2	B3	B4	B5	B6	B7	-
1	DCRAM data write	X0	X1	X2	X3	X4	1	0	0	C0	C1	C2	C3	C4	C5	C6	C7	-
										C0	C5	C10	C15	C20	C25	C30	*	2nd byte
										C1	C6	C11	C16	C21	C26	C31	*	3rd byte
2	CGRAM data write	X0	X1	X2	X3	*	0	1	0	C2	C7	C12	C17	C22	C27	C32	*	4th byte
										C3	C8	C13	C18	C23	C28	C33	*	5th byte
											C4	C9	C14	C19	C24	C29	C34	*
3	ADRAM data write	X0	X1	X2	Х3	X4	1	1	0	C0	C1	C2	C3	*	*	*	*	_
4	General output port set	P1	P2	P3	P4	*	0	0	1									
5	Display duty set	D0	D1	*	*	*	1	0	1	D2	D3	D4	D5	D6	D7	D8	D9	_
6	Number of digits set	К0	K1	K2	K3	*	0	1	1	*	: [Don't d	care					-
7	All lights ON/OFF	L	Η	*	*	*	1	1	1	Xr	1 : /	Addres	ss spe	ecifica	tion fo	or eac	h RAI	М
	Test mode									Cr	ר : (Chara	cter c	ode sp	oecific	ation	for ea	ach RAM
										Pr	n : (Gener	al out	put po	ort sta	tus sp	ecific	ation
										Dr	ו: ר	Displa	y duty	/ spec	ificatio	on		
										Kr	n : I	Numb	er of o	digits s	specif	icatio	า	
										Н	: /	All ligh	its ON	l instr	uction	1		
										L	: /	All ligh	its OF	F inst	tructio	n		

When data is written to RAM (DCRAM, CGRAM, ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes.

Note : The test mode is used for inspection before shipment. This is not a user function.

Positional Relationship Between SEGn and ADn (one digit)

	C0 AD1	
	C1 AD2	ADRAM written data.
	C2 AD3	Corresponds to 2nd byte
	C3 AD4	
onds to 2nd byte onds to 3rd byte onds to 4th byte	C0 C1 C2 C3 C4 SEG1 SEG2 SEG3 SEG4 SEG5 C5 C6 C7 C8 C9 SEG6 SEG7 SEG8 SEG9 SEG10 C10 C11 C12 C13 C14 SEG11 SEG12 SEG13 SEG14 SEG15 C15 C16 C17 C18 SEG19 SEG20 C20 C21 SEG22 SEG23 SEG24 SEG25 C25 C26 C27 C28 C29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35	

CGRAM written data. Corresponds to 2nd byte CGRAM written data. Corresponds to 3rd byte CGRAM written data. Corresponds to 4th byte

Data Transfer Method and Command Write Method

Display control command and data are written by an 8-bit serial transfer. Write timing is shown in the figure below.


Setting the \overline{CS} pin to "Low" level enables a data transfer.

Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first).

As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the \overline{CP} pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM.

Therefore it is not necessary to input load signals from the outside.

Setting the \overline{CS} pin to "High" disables data transfer. Data input from the point when the \overline{CS} pin changes from "High" to "Low" is recognized in 8-bit units.



* When data is written to RAM (DCRAM, ADRAM, CGRAM) continuously, addresses are internally incremented automatically.

Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes.

Reset Function

Reset is executed when the $\overline{\text{RESET}}$ pin is set to "L", (when turning power on, for example) and initializes all functions.

Initial status is as follows:

- Address of each RAMAddress "00"H
- Data of each RAM......All contents are undefined
- General output portAll general output ports (P1 to P4) go "Low"
- Brightness adjustment0/1024
- All display lights ON or OFFOFF mode
- Segment outputAll segment outputs (SEG1 to SEG35) go "Low"
- Common output.....All common outputs (COM1 to COM24) go "Low"
- AD outputAll AD outputs (AD1 to AD4) go "Low"

Please set the functions again according to "Setting Flowchart" after reset.


Description of Commands and Functions

1. DCRAM data write

(Specifies the addresses 00H to 1FH of DCRAM and writes the character codes of CGROM and CGRAM.)


DCRAM (Data Control RAM) has a 5-bit address to store the character codes of CGROM and CGRAM. The character code specified by DCRAM is converted to a 5×7 dot matrix character pattern via CGROM or CGRAM. (The DCRAM can store 24 characters.)

[Command format]



To specify the character code of CGROM and CGRAM continuously to the next address, specify only character codes as follows.

The addresses of DCRAM are automatically incremented. Specification of an address is unnecessary.



The character code setting of CGROM and CGRAM up to 24 digits is completed. To set a character code from DCRAM address 00H continuously. Specify a dummy character code between DCRAM addresses 18H and 1FH. (To increment the DCRAM address automatically and set it to 00H)

2nd byte	LSB B0 B1 B2 B3 B4 B5 B6 B7 C0 C1 C2 C3 C4 C5 C6 C7 :	Specifies the character codes of dummy CGROM
(26th)	(Operated 8 times)	and CGRAM (Not written into DCRAM address)
	LSB MSB B0 B1 B2 B3 B4 B5 B6 B7	
2nd byte (33rd)	C0 C1 C2 C3 C4 C5 C6 C7 :	Specifies the character codes of dummy CGROM and CGRAM
	LSB MSB	(Not written into DCRAM address)
	B0 B1 B2 B3 B4 B5 B6 B7	
2nd byte (34th)	C0 C1 C2 C3 C4 C5 C6 C7 :	Specifies the character codes of CGROM and CGRAM (DCRAM address 00H is rewritten)

X0 (LSB) to X4 (MSB): DCRAM addresses (5 bits: 24 characters) C0 (LSB) to C7 (MSB): Character codes of CGROM and CGRAM (8 bits: 256 characters)

[COM positions and set DCRAM addresses]

HEX X0 X1 X2 X3 X4 COM position HEX X0 X1 X2 X3 X4 COM position 00 0 0 0 0 0 0 0 0 0 1 X0 X1 X2 X3 X4 COM position 01 1 0 0 0 0 0 0 0 1 COM position 01 1 0 0 0 0 COM2 11 1 0 0 1 COM position 02 0 1 0 0 0 COM3 12 0 1 0 0 1 COM 03 1 1 0 0 0 COM4 13 1 1 0 1 COM 04 0 0 1 0 0 COM6 15 1 0 1 COM 05	
01 1 0 0 0 0 COM2 11 1 0 0 0 1 COM 02 0 1 0 0 0 0 COM3 12 0 1 0 0 1 COM 03 1 1 0 0 0 COM4 13 1 1 0 0 1 COM 04 0 0 1 0 0 COM5 14 0 0 1 COM 05 1 0 1 0 0 COM6 15 1 0 1 COM	osition
02 0 1 0 0 0 COM3 12 0 1 0 0 1 COM3 03 1 1 0 0 0 COM3 12 0 1 0 0 1 COM3 03 1 1 0 0 0 COM4 13 1 1 0 0 1 COM3 04 0 0 1 0 0 COM5 14 0 0 1 COM3 05 1 0 1 0 0 COM6 15 1 0 1 COM3	/17
03 1 1 0 0 0 COM4 13 1 1 0 0 1 COM 04 0 0 1 0 0 COM5 14 0 0 1 COM 05 1 0 1 0 0 COM6 15 1 0 1 COM	/18
04 0 1 0 0 COM5 14 0 1 0 1 COM5 05 1 0 1 0 0 COM6 15 1 0 1 0 1 COM5	/19
05 1 0 1 0 0 COM6 15 1 0 1 0 1 COM	/120
	/121
06 0 1 1 0 0 COM7 16 0 1 1 0 1 COM	/122
	/123
07 1 1 1 0 0 COM8 17 1 1 1 0 1 COM	/124
08 0 0 0 1 0 COM9 18 0 0 0 1 1 Not 1	ixed
09 1 0 0 1 0 COM10 19 1 0 0 1 1 Not 1	ixed
0A 0 1 0 1 0 COM11 1A 0 1 0 1 Not 1	ixed
0B 1 1 0 1 0 COM12 1B 1 1 0 1 1 Not 1	ixed
0C 0 0 1 1 0 COM13 1C 0 0 1 1 1 Not 1	ixed
0D 1 0 1 1 0 COM14 1D 1 0 1 1 1 Not 1	ixed
0E 0 1 1 1 0 COM15 1E 0 1 1 1 1 Not 1	ixed
0F 1 1 1 1 0 COM16 1F 1 1 1 1 1 Not	ixed


2. CGRAM data write

(Specifies the addresses of CGRAM and writes character pattern data.)


CGRAM (Character Generator RAM) has a 4-bit address to store 5×7 dot matrix character patterns. A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCRAM.

The address of CGRAM is assigned to 00H to 0FH. (All the other addresses are the CGROM addresses.) (The CGRAM can store 16 types of character patterns.)

[Command format]



To specify character pattern data continuously to the next address, specify only character pattern data as follows. The addresses of CGRAM are automatically incremented. Specification of an address is therefore unnecessary. The 2nd to 6th byte (character pattern data) are regarded as one data item, so 250 ns is sufficient for t_{DOFF} time between bytes.



X0 (LSB) to X3 (MSB) C0 (LSB) to C34 (MSB) * : CGRAM addresses (4 bits: 16 characters)

- : Character pattern data (35 bits: 35 outputs per digit)
- : Don't care

[CGROM addresses and set CGRAM addresses]

Refer to ROMCODE table

HEX	X0	X1	X2	X3	CGROM address	HEX	X0	X1	X2	X3	CGROM address
00	0	0	0	0	RAM00(0000000B)	08	0	0	0	1	RAM08(00001000B)
01	1	0	0	0	RAM01(0000001B)	09	1	0	0	1	RAM09(00001001B)
02	0	1	0	0	RAM02(00000010B)	0A	0	1	0	1	RAM0A(00001010B)
03	1	1	0	0	RAM03(00000011B)	0B	1	1	0	1	RAM0B(00001011B)
04	0	0	1	0	RAM04(00000100B)	0C	0	0	1	1	RAM0C(00001100B)
05	1	0	1	0	RAM05(00000101B)	0D	1	0	1	1	RAM0D(00001101B)
06	0	1	1	0	RAM06(00000110B)	0E	0	1	1	1	RAM0E(00001110B)
07	1	1	1	0	RAM07(00000111B)	0F	1	1	1	1	RAM0F(00001111B)

Positional relationship between the output area of CGROM and that of CGRAM

C0	C1	C2	C3	C4
C5	C6	C7	C8	C9
C10	C11	C12	C13	C14
C15	C16	C17	C18	C19
C20	C21	C22	C23	C24
C25	C26	C27	C28	C29
C30	C31	C32	C33	C34
	1	1	1	1

Area that corresponds to 2nd byte (1st column) Area that corresponds to 3rd byte (2nd column)

Area that corresponds to 6th byte (5th column) Area that corresponds to 5th byte (4th column) Area that corresponds to 4th byte (3rd column)

Note: CGROM (Character Generator ROM) has an 8-bit address to generate 5×7 dot matrix character patterns.

CGRAM can store 240 types of character patterns.

General-purpose code -01 is available and custom codes are provided on customer's request.


OKI Semiconductor

3. ADRAM data write


(Specifies the addresses 00H to 1FH of ADRAM and writes symbol data.)

ADRAM (Additional Data RAM) has a 5-bit address to store symbol data. Symbol data specified by ADRAM is directly output without CGROM and CGRAM. (The ADRAM can store 4 types of symbol patterns for each digit.) The terminal to which the contents of ADRAM are output can be used as a cursor.


[Command format]



To specify symbol data continuously to the next address, specify only symbol data as follows. The address of ADRAM is automatically incremented. Specification of addresses is therefore unnecessary.



The symbol data setting up to 24 digits is completed. To set symbol data from ADRAM address 00H continuously. Specify a dummy symbol data between ADRAM addresses 18H and 1FH. (To increment the ADRAM address automatically and set it to 00H)



[COM positions and ADRAM addresses]

HEX	X0	X1	X2	X3	X4	COM position	HEX	X0	X1	X2	X3	X4	COM position
00	0	0	0	0	0	COM1	10	0	0	0	0	1	COM17
01	1	0	0	0	0	COM2	11	1	0	0	0	1	COM18
02	0	1	0	0	0	COM3	12	0	1	0	0	1	COM19
03	1	1	0	0	0	COM4	13	1	1	0	0	1	COM20
04	0	0	1	0	0	COM5	14	0	0	1	0	1	COM21
05	1	0	1	0	0	COM6	15	1	0	1	0	1	COM22
06	0	1	1	0	0	COM7	16	0	1	1	0	1	COM23
07	1	1	1	0	0	COM8	17	1	1	1	0	1	COM24
08	0	0	0	1	0	COM9	18	0	0	0	1	1	Not fixed
09	1	0	0	1	0	COM10	19	1	0	0	1	1	Not fixed
0A	0	1	0	1	0	COM11	1A	0	1	0	1	1	Not fixed
0B	1	1	0	1	0	COM12	1B	1	1	0	1	1	Not fixed
0C	0	0	1	1	0	COM13	1C	0	0	1	1	1	Not fixed
0D	1	0	1	1	0	COM14	1D	1	0	1	1	1	Not fixed
0E	0	1	1	1	0	COM15	1E	0	1	1	1	1	Not fixed
0F	1	1	1	1	0	COM16	1F	1	1	1	1	1	Not fixed

OKI Semiconductor

4. General output port set

(Specifies the general output port status.)

The general output port is an output for 4-bit static operation. When the $\overline{\text{RESET}}$ signal is input, the general output ports go "Low". (See "Reset Function") It is used to control other I/O devices and turn on LED. (static operation) When at the "High" level, this output becomes the V_{DD} voltage, and when at the "Low" level, it becomes the ground potential. Therefore, the fluorescent display tube cannot be driven.

[Command format]

	LSB							MSB	
	B0	B1	B2	В3	B4	B5	B6	B7	
1st byte	P1	P2	P3	P4	*	0	0	1	: Selects a general output port and specifies
									the output status

P1 to P4 : General output ports * : Don't care

[Set data and set state of general output port]

Pn	Display state of general output port	_
0	Sets the output to Low	(The state when RESET signal is input.)
1	Sets the output to High	-

OKI Semiconductor

5. Display duty set

(Writes a display duty value to the duty cycle register.)

Display duty adjusts brightness in 960 stages (0/1024 to 960/1024) using 10-bit data. When the **RESET** signal is input, the duty cycle register value is "0". (See "Reset Function") Always execute this instruction before turning the display on, then set a desired duty value.

[Command format]



	D2	D3	D4	D5	D6	D7	D8	D9	:	Sets duty value (high-order 8 bits).
(2nd)										

D0 (LSB) to D9 (MSB) : Display duty data (10 bits: 0/1024 to 960/1024 stages) * : Don't care

[Relation between setup data and controlled COM duty]

HEX	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	COM duty	
000	0	0	0	0	0	0	0	0	0	0	0/1024	\leftarrow (The state when
001	1	0	0	0	0	0	0	0	0	0	1/1024	RESET signal is
002	0	1	0	0	0	0	0	0	0	0	2/1024	input.)
											•••••	
3BE	0	1	1	1	1	1	0	1	1	1	958/1024	
3BF	1	1	1	1	1	1	0	1	1	1	959/1024	
3C0	0	0	0	0	0	0	1	1	1	1	960/1024	
3C1	1	0	0	0	0	0	1	1	1	1	960/1024	
3FE	0	1	1	1	1	1	1	1	1	1	960/1024	
3FF	1	1	1	1	1	1	1	1	1	1	960/1024	

OKI Semiconductor


ML9207-xx

6. Number of digits set

(Writes the number of display digits to the display digit register.)

The number of digits set can display 9 to 24 digits using 4-bit data. When the $\overline{\text{RESET}}$ signal is input, the number of digit register value is "0". (See "Reset Function") Always execute this instruction to change the number of digits before turning the display on.

[Command format]



K0 (LSB) to K3 (MSB) : Number of digit data (4 bits: 16 digits) * : Don't care

-	HEX	K0	K1	K2	K3	Number of digits of COM	HEX	K0	K1	K2	К3	Number of digits of COM
	0	0	0	0	0	COM1 to 24	8	0	0	0	1	COM1 to 16
	1	1	0	0	0	COM1 to 9	9	1	0	0	1	COM1 to 17
	2	0	1	0	0	COM1 to 10	Α	0	1	0	1	COM1 to 18
	3	1	1	0	0	COM1 to 11	В	1	1	0	1	COM1 to 19
	4	0	0	1	0	COM1 to 12	С	0	0	1	1	COM1 to 20
	5	1	0	1	0	COM1 to 13	D	1	0	1	1	COM1 to 21
	6	0	1	1	0	COM1 to 14	E	0	1	1	1	COM1 to 22
	7	1	1	1	0	COM1 to 15	F	1	1	1	1	COM1 to 23

[Relation between setup data and controlled COM]

- * The state when RESET signal is input.

OKI Semiconductor


7. All display lights ON/OFF set

(Turns all display lights ON or OFF.)

When the $\overline{\text{RESET}}$ signal is input, all segment, common and AD outputs go "Low". (See "Reset Function") All display lights ON is used primarily for display testing.

All display lights OFF is primarily used for display blink and to prevent malfunction when power is turned on. This command cannot control the general output port.

[Command format]




[Set data and display state of SEG and AD]


L	Н	Display state of SEG and AD	
0	0	Normal display	
1	0	Sets all outputs to Low	(The state when RESET signal is input.)
0	1	Sets all outputs to High	-
1	1	Sets all outputs to High	

Setting Flowchart


(Power applying included)



Power-off Flowchart




APPLICATION CIRCUIT



- Notes: *1. The application circuit indicates a circuit by which fluorescent display tube filaments are ac driven using a heater transformer. Contact fluorescent display tube manufacturers for the methods and circuits of driving fluorescent display tube filaments.
 - *2. Keep the wires between the OSC0 pin and the crystal or ceramic resonator as short as possible to avoid generating noise.
 - *3 For oscillation capacitor values, refer to data of the crystal or ceramic resonator used.

REFERENCE DATA

Graphs illustrating the V_{FL} versus driver output current capability relationship are shown below. Care must be taken not to use the total power in excess of allowable power dissipation.




FEDL9207-02

ML9207-01 ROM CODE 00000000B (00H) to 00000111B (0FH) are the CGRAM addresses.

000000) UU	лоп) и	00000	JIIID	(огп)	aretin	COR	AIVI au	ui 0550	5.					-	
MSB LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM0															
0001	RAM1															
0010	RAM2															
0011	RAM3															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000	RAM8															
1001	RAM9															
1010	RAMA															
1011	RAMB															
1100	RAMC															
1101	RAMD															
1110	RAME															
1111	RAMF															


ML9207-xx

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Pa	ge	
No.	Date	Previous Edition	Current Edition	Description
FEDL9207-01	July 2000	_	_	Final edition 1
		1	1	TITLE 15×7DotCharacter×16-DigitDisplay Controller/Driver with Character RAM ↓ 15×7DotCharacter×24-DigitDisplay Controller/Driver with Character RAM
FEDL9207-02	May 17, 2005	31	31	ROM CODE LSB 0001 MSB 0111 \rightarrow
		-	34	Added Revision History

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2005 Oki Electric Industry Co., Ltd.