## 4509 Group <br> SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 4509 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8 -bit timers (each timer has two reload registers), interrupts, 10 -bit A/D converter, Serial interface and oscillation circuit switch function.

## FEATURES

- Minimum instruction execution time $\qquad$ $0.5 \mu \mathrm{~s}$
(at 6 MHz oscillation frequency, in through-mode)
- Supply voltage
. 1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)


## - Timers

Timer 1 .................................. 8-bit timer with two reload registers
Timer 2 $\qquad$ 8-bit timer with two reload registers

- Interrupt 5 sources
- Key-on wakeup function pins 12
- Input/Output port18
- A/D converter
10-bit successive comparison method 6 channel

```- Serial intereface. 8 -bit \(\times 1\)- Voltage drop detection circuit (only for H version)
```

```Reset occurrenceTyp. 2.6 \(\mathrm{V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)\)Reset release
```

$\qquad$

```Typ. 2.6 V (Ta = \(\left.25^{\circ} \mathrm{C}\right)\)
```

- Power-on reset circuit (only for H version)
- Watchdog timer

```
- Clock generating circuit (on-chip oscillator/ceramic resonator/RC oscillation)
- LED drive directly enabled (port D)
```


## APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

| Part number | ROM (PROM) size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34509G4FP (Note) | 4096 words | 256 words | PRSP0024GA-A | QzROM |
| M34509G4-XXXFP | 4096 words | 256 words | PRSP0024GA-A | QzROM |
| M34509G4HFP (Note) | 4096 words | 256 words | PRSP0024GA-A | QzROM |
| M34509G4H-XXXFP | 4096 words | 256 words | PRSP0024GA-A | QzROM |

Note: Shipped in blank.
PIN CONFIGURATION


Pin configuration (top view) (4509 Group)


Block diagram (4509 Group)

## PERFORMANCE OVERVIEW

| Parameter |  |  | Function |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  | M34509G4 | 134 |
|  |  | M34509G4H | 135 |
| Minimum instruction execution time |  |  | $0.5 \mu \mathrm{~s}$ (at 6 MHz oscillation frequency, in through mode) |
| Memory sizes | ROM |  | 4096 words $\times 10$ bits |
|  | RAM |  | 256 words $\times 4$ bits |
| Input/Output ports | D0-D5 | I/O | Six independent l/O ports. <br> Input is examined by skip decision. <br> Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. <br> Both functions can be switched by software. <br> Ports D2 and D3 are also used as AIN4, and AIN5, respectively. |
|  | P00-P03 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. Ports $\mathrm{P} 00, \mathrm{P} 01$ and P 02 are also used as SIN , Sout and Sck, respectively. |
|  | P10-P13 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. <br> Ports P11, P12 and P13 are also used as CNTR1, CNTR0 and INT, respectively. |
|  | P20, P21 | I/O | 2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. <br> Ports P20 and P21 are also used as AIN0 and AIN1, respectively. |
|  | P30, P31 | I/O | 2-bit I/O port; The output structure can be switched by software. Ports P30 and P31 are also used as AIN2 and AIN3, respectively. |
|  | CNTRO, CNTR1 | Timer I/O | Two independent I/O; CNTR1 and CNTR0 pins are also used as ports P11 and P12, respectively. |
|  | INT | Interrupt input | 1-bit input; INT pin is also used as port P13. |
|  | SIN, SOUT SCK | Serial interface input/output | Three independent I/O; <br> SIN, Sout, and SCK are also used as ports $\mathrm{P} 00, \mathrm{P} 01$, and P 02 , respectively. |
|  | AIN0-AIN5 | Analog input | Six independent input; AIN0-AIn5 are also used as P20, P21, P30, P31, D2 and D3, respectively. |
| Timers | Timer 1 |  | 8-bit programmable timer/event counter with two reload registers and PWM output function. |
|  | Timer 2 |  | 8-bit programmable timer/event counter with two reload registers and PWM output function. |
|  | Watchdog timer function |  | 16-bit timer (fixed dividing frequency) (for watchdog) |
| A/D |  |  | 10-bit wide, This is equipped with an 8-bit comparator function. |
| converter | Analog input |  | 6 channel (AINO-AIN5 pins) |
| Serial interface |  |  | 8-bit $\times 1$ |
| Voltage drop detection circuit (Note) | Reset occurrence |  | Typ. 2.6 V $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |
|  | Reset release |  | Typ. $2.7 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |
| Power-on reset circuit (Note) |  |  | Built-in type |
| Interrupt | Sources |  | 5 (one for external, two for timer, one for A/D, one for Serial interface) |
|  | Nesting |  | 1 level |
| Subroutine nesting |  |  | 8 levels |
| Device structure |  |  | CMOS silicon gate |
| Package |  |  | 24-pin plastic molded SSOP (PRSP0024GA-A) |
| Operating temperature range |  |  | $-20^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ |
| Supply voltage |  |  | 1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.) |
| Power dissipation (typical value) | Active mode |  | $2.2 \mathrm{~mA}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=6.0 \mathrm{MHz}, \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}) / 1\right)$ |
|  | RAM back-up mode |  | $0.1 \mu \mathrm{~A}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5.0 \mathrm{~V}\right.$, output transistors in the cut-off state) |

Note: These circuits are equipped with only the H version.

PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | - | Connected to a plus power supply. |
| Vss | Ground | - | Connected to a 0 V power supply. |
| CNVSs | CNVss | - | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| RESET | Reset input/output | I/O | An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the voltage drop detection circuit (only for H version) or the built-in power-on reset (only for H version) causes the system to be reset, the RESET pin outputs "L" level. |
| XIN | System clock input | Input | I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it |
| Xout | System clock output | Output | the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open. |
| D0-D5 | I/O port D Input is examined by skip decision. | I/O | Each pin of port $D$ has an independent 1-bit wide I/O function. <br> The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. <br> Ports D2 and D3 are also used as AIN4 and AIN5, respectively. |
| P00-P03 | I/O port P0 | I/O | Port P0 serves as a 4-bit I/O port. <br> The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. <br> Ports P00, P01 and P02 are also used as SIN, SOUT and SCK, respectively. |
| P10-P13 | I/O port P1 | 1/O | Port P1 serves as a 4-bit I/O port. <br> The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. <br> Ports P11, P12 and P13 are also used as CNTR1, CNTR0 and INT, respectively. |
| P20, P21 | I/O port P2 | I/O | Port P2 serves as a 2-bit I/O port. <br> The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. <br> Ports P20 and P21 are also used as AIN0 and AIN1, respectively. |
| P30, P31 | I/O port P3 | I/O | Port P3 serves as a 2-bit I/O port. <br> The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N-channel open-drain. Ports P30 and P31 are also used as AIN2 and AIN3, respectively. |
| CNTR0 | Timer input/output | I/O | CNTR0 pin has the function to input the clock for the timer 2 event counter, and to output the PWM signal generated by timer 1. <br> This pin is also used as port P12. |
| CNTR1 | Timer input/output | I/O | CNTR1 pin has the function to input the clock for the timer 1 event counter, and to output the PWM signal generated by timer 2. <br> This pin is also used as port P11. |
| INT | Interrupt input | Input | INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. <br> This pin is also used as port P13. |
| AINO-AIN5 | Analog input | Input | A/D converter analog input pins. AIN0-AIN5 are also used as ports P20, P21, P30, P31, D2 and D3, respectively. |
| Sck | Serial interface clock I/O | I/O | Serial interface data transfer synchronous clock I/O pin. SCK pin is also used as port P02. |
| Sout | Serial interface data output | Output | Serial interface data output pin. Sout pin is also used as port P01. |
| SIN | Serial interface data input | Input | Serial interface data input pin. SIN pin is also used as port P00. |

## MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | SIN | SIN | P00 | P20 | Aino | AIno | P20 |
| P01 | Sout | Sout | P01 | P21 | AIN1 | AIN1 | P21 |
| P02 | Sck | Sck | P02 | P30 | AIN2 | AIN2 | P30 |
| P11 | CNTR1 | CNTR1 | P11 | P31 | AIn3 | AIn3 | P31 |
| P12 | CNTR0 | CNTR0 | P12 | D2 | AIN4 | AIN4 | D2 |
| P13 | INT | INT | P13 | D3 | Aln5 | AIN5 | D3 |

Notes 1: Pins except above have just single function.
2: The input/output of PO o can be used even when SIN is used. Be careful when using inputs of both SIN and POo since the input threshold value of SIN pin is different from that of port PO 0 .
3: The input of P 01 can be used even when Sout is used.
4: The input of P 02 can be used even when SCK is used. Be careful when using inputs of both SCK and P02 since the input threshold value of ScK pin is different from that of port P02.
5: The input of P11 can be used even when CNTR1 (output) is selected. The input/output of P11 can be used even when CNTR1 (input) is selected. Be careful when using inputs of both CNTR1 and P11 since the input threshold value of CNTR1 pin is different from that of port P11.
6: The input of P12 can be used even when CNTR0 (output) is selected.
The input/output of P12 can be used even when CNTR0 (input) is selected. Be careful when using inputs of both CNTR0 and P12 since the input threshold value of CNTR0 pin is different from that of port P12.
7: The input/output of P 13 can be used even when INT is used. Be careful when using inputs of both INT and P13 since the input threshold value of INT pin is different from that of port P13.
8: The input/output of P20, P21, P30, P31, D2, D3 can be used even when AINO-AIN5 are used.

## PORT FUNCTION

| Port | Pin | Input Output | Output structure | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \text { unit } \end{aligned}$ | Control instructions | Control registers | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port D | D0, D1, D4, D5 | I/O <br> (6) | N-channel open-drain/ CMOS | 1 | $\begin{aligned} & \text { SD, RD } \\ & \text { SZD, CLD } \end{aligned}$ | FR3, C1 | Programmable output structure selection function |
|  | $\begin{array}{\|l\|} \hline \mathrm{D} 2 / \mathrm{AlN} 4 \\ \mathrm{D} 3 / \mathrm{AlN5} \end{array}$ |  |  |  |  | $\begin{aligned} & \text { FR3, PU2 } \\ & \text { K2 } \\ & \text { Q1 } \end{aligned}$ | Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function |
| Port P0 | P00/SIn, P01/SOUT, P02/SCK, P03 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \end{aligned}$ | N-channel open-drain/ CMOS | 4 | $\begin{aligned} & \text { OPOA } \\ & \text { IAPO } \end{aligned}$ | $\begin{aligned} & \text { FRO, PU0 } \\ & \text { K0 } \\ & \mathrm{J} 1 \end{aligned}$ | Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function |
| Port P1 | P10, P11/CNTR1, P12/CNT0, P13/INT | $\mathrm{I} / \mathrm{O}$ <br> (4) | N-channel open-drain/ CMOS | 4 | OP1A <br> IAP1 | $\begin{aligned} & \hline \text { FR1, PU1 } \\ & \text { K1, L1, I1 } \\ & \text { W1, W2 } \\ & \text { W5, W6 } \end{aligned}$ | Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function |
| Port P2 | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \text { P2o/AIn0 } \\ \text { P21/N1 } \end{array}$ | $\mathrm{I} / \mathrm{O}$ <br> (2) | N-channel open-drain/ CMOS | 2 | $\begin{array}{\|l} \hline \text { OP2A } \\ \text { IAP2 } \end{array}$ | $\begin{aligned} & \text { FR2, PU2 } \\ & \text { Q1 } \\ & \text { K2 } \end{aligned}$ | Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function |
| Port P3 | $\begin{aligned} & \hline \text { P3o/AIN2 } \\ & \text { P31/AIN3 } \end{aligned}$ | I/O <br> (2) | N-channel open-drain/ CMOS | 2 | $\begin{aligned} & \hline \text { OP3A } \\ & \text { IAP3 } \end{aligned}$ | $\begin{aligned} & \text { C1 } \\ & \text { Q1 } \end{aligned}$ | Programmable output structure selection functions |

## DEFINITION OF CLOCK AND CYCLE

- Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock ( $f(\mathrm{XIN})$ ) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator.
- System clock

The system clock is the basic clock for controlling this product.
The system clock is selected by the register MR and register RG.

Table Selection of system clock

| Register MR, RG |  |  |  |  | System clock | Operation mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | MR2 | MR1 | MRo | RG0 |  |  |
| 1 | 1 | - | 1 | 0 | $f($ STCK $)=f($ RING $) / 8$ | Internal frequency divided by 8 mode |
| 1 | 0 | - | 1 | 0 | $f($ STCK $)=\mathrm{f}($ RING) $/ 4$ | Internal frequency divided by 4 mode |
| 0 | 1 | - | 1 | 0 | $f($ STCK $)=f($ RING $) / 2$ | Internal frequency divided by 2 mode |
| 0 | 0 | - | 1 | 0 | $f($ STCK $)=f($ RING $)$ | Internal frequency through mode |
| 1 | 1 | 0 | 0 | - | $f($ STCK $)=f($ XIN $) / 8$ | High-speed frequency divided by 8 mode |
| 1 | 0 | 0 | 0 | - | $f($ STCK $)=f(X I N) / 4$ | High-speed frequency divided by 4 mode |
| 0 | 1 | 0 | 0 | - | $f($ STCK $)=f($ XIN $) / 2$ | High-speed frequency divided by 2 mode |
| 0 | 0 | 0 | 0 | - | $f($ STCK $)=f($ XIN $)$ | High-speed through mode |

Note: The internal frequency divided by 8 is selected after system is released from reset.

CONNECTIONS OF UNUSED PINS

| Pin | Connection | Usage condition |
| :---: | :---: | :---: |
| XIN | Connect to Vss. | RC oscillation circuit is not selected. (CRCK instruction is not executed.) |
| Xout | Open. | - |
| D0, D1, D4, D5 | Open. |  |
|  | Connect to Vss. | N-channel open-drain is selected for the output structure (FR30, FR31, C12, C13 = "0"). |
| D2/AIN4, D3/AIN5 | Open. | The key-on wakeup function is invalid (K22, K23 = "0"). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR32, FR33 $=$ " 0 "). Pull-up transistor is OFF (PU22, PU23 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 22, \mathrm{~K} 23=$ " 0 "). |
| P0o/SIN | Open. | SIN pin is not selected ( $\mathrm{J} 11=$ " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 00=$ " 0 "). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR00 = " 0 "). Pull-up transistor is OFF ( $\mathrm{PUOO}=$ " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 00=$ " 0 "). |
| P01/SOUT | Open. | The key-on wakeup function is invalid (K01 = " 0 "). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR01 = " 0 "). Pull-up transistor is OFF (PU01 = " 0 "). <br> The key-on wakeup function is invalid (K01 = "0"). |
| P02/SCK | Open. | SCK pin is not selected ( $\mathrm{J} 11 \mathrm{~J} 10=$ " 00 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 02=$ " 0 "). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure ( $\mathrm{FRO}=$ = " 0 "). Pull-up transistor is OFF ( $\mathrm{PUO} 2=$ " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 02=$ " 0 "). |
| P03 | Open. | The key-on wakeup function is invalid ( $\mathrm{KO} 3=$ " 0 "). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR03 = " 0 "). Pull-up transistor is OFF (PUO3 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 03=$ " 0 "). |
| P10 | Open. | The key-on wakeup function is invalid ( $\mathrm{K} 10=$ " 0 "). |
|  | Connect to Vss. | N-channel open-drain is selected for the output structure (FR10 = " 0 "). Pull-up transistor is OFF (PU10 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 10=$ " 0 "). |
| P11/CNTR1 | Open. | CNTR1 input is not selected for the timer 1 count source (W11, W10 $=$ " 10 "). The key-on wakeup function is invalid ( $\mathrm{K} 11=$ " 0 "). |
|  | Connect to Vss. | N-channel open-drain is selected for the output structure (FR11 = " 0 "). Pull-up transistor is OFF (PU11 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 11=$ " 0 "). |
| P12/CNTR0 | Open. | CNTR0 input is not selected for the timer 2 count source (W21, W20 $\neq$ " 10 "). The key-on wakeup function is invalid ( $\mathrm{K} 12=$ " 0 "). |
|  | Connect to Vss. | N-channel open-drain is selected for the output structure (FR12 = " 0 "). Pull-up transistor is OFF (PU12 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 12=$ " 0 "). |
| P13/INT | Open. | INT pin input is disabled (113 = "0"). <br> The key-on wakeup function is invalid (K13 = " 0 "). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR13 = "0"). Pull-up transistor is OFF (PU13 = " 0 "). <br> The key-on wakeup function is invalid ( $\mathrm{K} 13=$ " 0 "). |
| P20/AIN0, P21/AIN1 | Open. | The key-on wakeup function is invalid (K20, K21 = "0"). |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure (FR20, FR21 = "0"). Pull-up transistor is OFF (PU20, PU21 = "0"). <br> The key-on wakeup function is invalid ( $\mathrm{K} 20, \mathrm{~K} 21=$ " 0 "). |
| P30/AIN2, P31/AIN3 | Open. |  |
|  | Connect to Vss. | N-channel open-drain is selected for the output structure (C11, C10 = "0"). |

[^0]

Notes 1: ---- $\downarrow-$--- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: j represents bits 0 or 1 .
4: k represents bits 2 or 3 .

Port block diagram (1)




Notes 1: ----14--- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
Port block diagram (2)


Notes 1:----14--- This symbol represents a parasitic diode on the port. 2: Applied potential to these ports must be VDD or less.

Port block diagram (3)


Notes 1:----14--- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: As for details, refer to the external interrupt structure.
4: The threshold value of port input is different from that of external interrupt input.

Port block diagram (4)


Notes 1:------- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: j represents 0 or 1.

Port block diagram (5)


Note 1: •---†--- This symbol represents a parasitic diode on the port.
2: When I12 is 0 , " $L$ " level is detected.
When I12 is 1 , " H " level is detected.
3: When 112 is 0 , falling edge is detected. When I12 is 1 , rising edge is detected.

External interrupt circuit structure

## FUNCTION BLOCK OPERATIONS <br> CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

## (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and $\mathrm{I} / \mathrm{O}$ operation.
Carry flag CY is a 1 -bit flag that is set to " 1 " when there is a carry with the AMC instruction (Figure 1).
It is unchanged with both $A n$ instruction and $A M$ instruction. The value of $\mathrm{A}_{0}$ is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to " 0 " with the RC instruction.

## (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register $A$.
Register $E$ is an 8-bit register. It can be used for 8-bit data transfer with register $B$ used as the high-order 4 bits and register $A$ as the low-order 4 bits (Figure 3).
Register $E$ is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

## (4) Register D

Register D is a 3-bit register.
It is used to store a 7-bit ROM address together with register $A$ and is used as a pointer within the specified page when the TABP $p$, BLA p, or BMLA p instruction is executed (Figure 4).
Also, when the TABP $p$ instruction is executed at UPTF flag $=$ " 1 ", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D , the high-order 1 bit of register D is " 0 ". When the TABP $p$ instruction is executed at UPTF flag $=$ " 0 ", the contents of register D remains unchanged. The UPTF flag is set to " 1 " with the SUPT instruction and cleared to " 0 " with the RUPT instruction. The initial value of UPTF flag is " 0 ".
Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.


Fig. 1 AMC instruction execution example


Fig. 2 RAR instruction execution example


Fig. 3 Registers A, B and register E


Fig. 4 TABP p instruction execution example

## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.
Figure 5 shows the stack registers (SKs) structure.
Figure 6 shows the example of operation at subroutine call.

## (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.
Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

## (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.


Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points " 0 " by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used $((\mathrm{SP})=7),(\mathrm{SP})=0$ and the contents of SK0 is destroyed.

Fig. 5 Stack registers (SKs) structure


Note : Returning to the BM instruction execution address with the RT instruction, and the BM instruction becomes the NOP instruction.

Fig. 6 Example of operation at subroutine call

## (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.
Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0 ) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).
Make sure that the PCH does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers $Z$, $X$, and $Y$. Register $Z$ specifies a RAM file group, register $X$ specifies a file, and register $Y$ specifies a RAM digit (Figure 8).

Register $Y$ is also used to specify the port $D$ bit position.
When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.


Fig. 7 Program counter (PC) structure


Fig. 8 Data pointer (DP) structure


Fig. 9 SD instruction execution example

## PROGRAM MEMOY (ROM)

1 word of program memory is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34509G4.

Table 1 ROM size and pages

| Part number | ROM (PROM) size <br> ( $\times 10$ bits) | Pages |
| :--- | :---: | :---: |
| M34509G4 | 4096 words | 32 (0 to 31) |
| M34509G4H | 4096 words | 32 (0 to 31) |

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.
Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1 -word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.
ROM pattern (bits 7 to 0 ) of all addresses can be used as data areas with the TABP $p$ instruction.

## ROM Code Protect Address

When selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp., reading or writing from/to QzROM is disabled by a serial programmer.
As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.
As for the QzROM product shipped after writing, whether the ROM code protect is used or not can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.


Fig. 10 ROM map of M34509G4


Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB $j$, RB $j$, and SZB $j$ instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers $Z, X$, and $Y$. Set a value to the data pointer certainly when executing an instruction to access RAM.
Table 2 shows the RAM size. Figure 12 shows the RAM map.

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

| Part number | RAM size |
| :--- | :---: |
| M34509G4 | 256 words $\times 4$ bits $(1024$ bits $)$ |
| M34509G4H | 256 words $\times 4$ bits $(1024$ bits $)$ |

RAM 256 words $\times 4$ bits ( 1024 bits)

|  | Register Z | 0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register X | 0 | 1 | 2 | 3 | ... | 6 | 7 | ....... | 15 |
| $\begin{array}{\|l\|l} \stackrel{\rightharpoonup}{0} \\ \stackrel{\rightharpoonup}{0} \\ \stackrel{\rightharpoonup}{0} \\ \stackrel{\rightharpoonup}{0} \end{array}$ | 0 |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |  |  |  |
|  | 10 |  |  |  |  |  |  |  |  |  |
|  | 11 |  |  |  |  |  |  |  |  |  |
|  | 12 |  |  |  |  |  |  |  |  |  |
|  | 13 |  |  |  |  |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |  |  |
|  | 15 |  |  |  |  |  |  |  |  |  |

Fig. 12 RAM map

## INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = " 1 ")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = " 1 ")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

## (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the El instruction and disabled when INTE flag is cleared to " 0 " with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to " 0 ," so that other interrupts are disabled until the El instruction is executed.

## (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.

## (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to " 0 " when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.
If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority <br> level | Interrupt name | Activated condition | Interrupt <br> address |
| :---: | :--- | :--- | :--- |
| 1 | External 0 interrupt | Level change of INT <br> pin | Address 0 <br> in page 1 |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 4 <br> in page 1 |
| 3 | Timer 2 interrupt | Timer 2 underflow | Address 6 <br> in page 1 |
| 4 | A/D interrupt | Completion of <br> A/D conversion | Address C <br> in page 1 |
| 5 | Serial interface <br> interrupt | Completion of serial <br> interface transmit/ <br> recieve | Address E <br> in page 1 |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Interrupt <br> request flag | Skip instruction | Interrupt <br> enable bit |
| :--- | :---: | :---: | :---: |
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| A/D interrupt | ADF | SNZAD | V22 |
| Serial interface <br> interrupt | SIOF | SNZSI | V23 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
| :---: | :---: | :---: |
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

## (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)

INTE flag is cleared to " 0 " so that interrupts are disabled.

- Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

- Data pointer, carry flag, skip flag, registers A and B

The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

## (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.
Use the RTI instruction to return from an interrupt service routine.
Interrupt enabled by executing the El instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the El instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)


Fig. 13 Program example of interrupt processing


Fig. 14 Internal state when interrupt occurs


Fig. 15 Interrupt system diagram

## (6) Interrupt control registers

- Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A .

- Interrupt control register V2

The A/D interrupt enable bit and serial interface interrupt enable bit are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V 2 to register A .

Table 6 Interrupt control registers

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | $\begin{gathered} \text { R/W } \\ \text { TAV2/TV2A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Serial interface interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V20 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22, V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).

Notes 1: The address is stacked to the last cycle.
2: This interval of cycles depends on the executed instruction at the time when each interrupt activated condition is satisfied

Fig. 16 Interrupt sequence

## EXTERNAL INTERRUPTS

The 4509 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).
The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform <br> selection bit |
| :--- | :--- | :--- | :--- |
| External 0 interrupt | $\mathrm{P} 13 / \mathrm{INT}$ | When the next waveform is input to P13/INT pin <br>  | - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms |



Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXFO)

External 0 interrupt request flag (EXFO) is set to "1" when a valid waveform is input to P13/INT pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXFO flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition External 0 interrupt activated condition is satisfied when a valid waveform is input to $\mathrm{P} 13 / \mathrm{INT}$ pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
(1) Set the bit 3 of register I1 to " 1 " for the INT pin to be in the input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register 11 .
(3) Clear the EXFO flag to " 0 " with the SNZO instruction.
(4) Set the NOP instruction for the case when a skip is performed with the SNZO instruction.
(5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P13/INT pin, the EXF0 flag is set to " 1 " and the external 0 interrupt occurs.

## (2) External interrupt control registers

- Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAl1 instruction can be used to transfer the contents of register I 1 to register A.

Table 8 External interrupt control register

| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAI1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT pin input control bit (Note 2) | 0 | INT pin input disabled |  |  |
|  |  | 1 | INT pin input enabled |  |  |
| 112 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | INT pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT pin timer 1 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of I 12 and I 13 are changed, the external interrupt request flag EXF0 may be set.

## (3) Notes on interrupts

(1) Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to " 0 " (refer to Figure 18(1) and then, change the bit 3 of register I1
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 18(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 183).

| : |  |
| :---: | :---: |
| LA 4 | ; (XXX02) |
| TV1A | ; The SNZ0 instruction is valid ...........1 |
| LA 8 | ; (1×××2) |
| TI1A | ; Control of INT pin input is changed |
| NOP | .................................................... (2) |
| SNZO | ; The SNZO instruction is executed (EXFO flag cleared) |
| NOP | ..................................................... (3) |
| : |  |
| $X$ : these bits are not used here. |  |

Fig. 18 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register I1

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the INT pin input is disabled (register $113=$ " 0 "), set the keyon wakeup of INT pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to Figure 19(1).


Fig. 19 External 0 interrupt program example-2
(3) Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 201) and then, change the bit 2 of register 11 is changed.
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 20②).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 203).

| LA 4 | ; (XXX02) |
| :---: | :---: |
| TV1A | ; The SNZO instruction is valid ...........1) |
| LA 12 | ; (1×××2) |
| TI1A | ; Interrupt valid waveform is changed |
| NOP | .................................................... (2) |
| SNZO | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | ..................................................... (3) |
| ¢ |  |
| $X$ : these bits are not used here. |  |

Fig. 20 External 0 interrupt program example-3

## TIMERS

The 4509 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value $n$. When it underflows (count to $n+1$ ), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio ( $n$ ). An interrupt request flag is set to " 1 " after every n count of a count pulse.


Fig. 21 Auto-reload function

The 4509 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1:8-bit programmable timer
- Timer 2 : 8-bit programmable timer (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers PA, W1, W2, W5 and W6. The 16-bit timer is a free counter which is not controlled with the control register.
Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler | 8-bit programmable binary down counter | - Instruction clock (INSTCK) | 1 to 256 | - Timer 1 and 2 count sources | PA |
| Timer 1 | 8-bit programmable binary down counter (link to INT input) (with PWM output function) | - PWM2 signal (PWMOD2) <br> - Prescaler output (ORCLK) <br> - CNTR1 input <br> - On-chip oscillator clock (f(RING)) | 1 to 256 | - Timer 2 count source <br> - CNTRO output <br> - Timer 1 interrupt | W1 <br> W5 <br> W6 |
| Timer 2 | 8-bit programmable binary down counter (INT input period count function) <br> (with PWM output function) | - Timer 1 underflow (T1UDF) <br> - Prescaler output (ORCLK) <br> - CNTRO input <br> - System clock (STCK) | 1 to 256 | - Timer 1 count source <br> - CNTR1 output <br> - Timer 2 interrupt | $\begin{aligned} & \hline \text { W2 } \\ & \text { W5 } \\ & \text { W6 } \end{aligned}$ |
| Watchdog timer | 16-bit fixed dividing frequency | - Instruction clock (INSTCK) | 65536 | - System reset (counting twice) <br> - Decision of flag WDF1 | - |



Data is set automatically from each reload
register when timer underflows
(auto-reload function).
Notes 1: When CRCK instruction is executed, RC oscillation is selected. When CRCK instruction is not executed, ceramic resonance is selected.
2: Flag WDF1 is cleared to " 0 " and the next instruction is skipped when the WRST instruction is executed while flag WDF1 = " 1 ".
The next instruction is not skipped even when the WRST instruction is executed while flag WDF1 = " 0 ".
3: Flag WEF is cleared to " 0 " and watchdog timer reset does not occur when the DWDT instruction and WRST instruction are executed continuously.
4: The WEF flag is set to " 1 " at system reset or RAM back-up mode.
Fig. 22 Timers structure (1)


Fig. 23 Timers structure (2)

Table 10 Timer control registers

| Timer control register PA |  | at reset :02 |  | at RAM back-up : 02 | W |
| :---: | :--- | :---: | :--- | :--- | :---: |
| PAo | TPAA |  |  |  |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W <br> TAW1/TW1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | PWM1 function control bit | 0 |  | PWM1 function invalid |  |  |
|  |  | 1 |  | PWM1 function valid |  |  |
| W12 | Timer 1 control bit | 0 |  | Stop (state retained) |  |  |
|  |  |  |  | Operating |  |  |
| W11 | Timer 1 count source selection bits | W11 |  |  | Count source |  |
|  |  | 0 | 0 | PWM2 signa |  |  |
| W10 |  | 0 | 1 | Prescaler out |  |  |
|  |  | 1 | 0 | CNTR1 inpu |  |  |
|  |  | 1 | 1 | On-chip osc | (f(RING)) |  |


| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W <br> TAW2/TW2A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | PWM2 function control bit | 0 |  | PWM2 function invalid |  |  |
|  |  |  |  | PWM2 function valid |  |  |
| W22 | Timer 2 control bit | 0 |  | Stop (state retained) |  |  |
|  |  |  | 1 | Operating |  |  |
| W21 | Timer 2 count source selection bits | W21 |  |  | Count source |  |
|  |  | 0 | 0 | Timer 1 und | al (T1UDF) |  |
|  |  | 0 | 1 | Prescaler output (ORCLK) |  |  |
| W20 |  | 1 | 0 | CNTR0 input |  |  |
|  |  | 1 | 1 | System clock (STCK) |  |  |


| Timer control register W5 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAW5/TW5A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W53 | P12/CNTR0 pin function selection bit | 0 | P12 (I/O) / CNTR0 (input) |  |  |
|  |  | 1 | P12 (input) /CNTR0 (I/O) |  |  |
| W52 | Timer 1 count auto-stop circuit selection bit (Note 2) | 0 | Count auto-stop circuit not selected |  |  |
|  |  | 1 | Count auto-stop circuit selected |  |  |
| W51 | Timer 1 count start synchronous circuit selection bit (Note 3) | 0 | Count start synchronous circuit not selected |  |  |
|  |  | 1 | Count start synchronous circuit selected |  |  |
| W50 | CNTR0 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |


| Timer control register W6 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAW6/TW6A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W63 | P11/CNTR1 pin function selection bit | 0 | P11 (I/O) / CNTR1 (input) |  |  |
|  |  | 1 | P11 (input) /CNTR1 (1/O) |  |  |
| W62 | CNTR 1 pin output auto-control circuit selection bit | 0 | Output auto-control circuit not selected |  |  |
|  |  | 1 | Output auto-control circuit selected |  |  |
| W61 | Timer 2 <br> INT pin input period count circuit selection bit | 0 | INT pin input period count circuit not selected |  |  |
|  |  | 1 | INT pin input period count circuit selected |  |  |
| W60 | CNTR1 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: This function is valid only when the INT pin/timer 1 control is enabled ( $110=$ " 1 ") and the timer 1 count start synchronous circuit is selected (W51=" 1 ").
3: This function is valid only when the INT pin/timer 1 control is enabled ( $110=$ " 1 ").

## (1) Timer control registers

- Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

- Timer control register W1

Register W1 controls the count operation and count source of timer 1, and PWM1 function. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A .

- Timer control register W2

Register W2 controls the count operation and count source of timer 2, and PWM2 function. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register $A$.

- Timer control register W5 Register W5 controls the input count edge of CNTR0 pin, timer 1 count start synchronous circuit, timer 1 auto-stop circuit and P12/ CNTR0 pin function. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.
- Timer control register W6

Register W6 controls the input count edge of CNTR1 pin, the INT pin input count start synchronous circuit and CNTR1 pin output auto-control circuit and the P11/CNTR1 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

## (2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register RPS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.
Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.
Prescaler starts counting after the following process;
(1) set data in prescaler, and
(2) set the bit 0 of register PA to "1."

When a value set in reload register RPS is $n$, prescaler divides the count source signal by $n+1$ ( $n=0$ to 255).
Count source for prescaler is the instruction clock (INSTCK).
Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes " 0 "), new data is loaded from reload register RPS, and count continues (auto-reload function).
The output signal (ORCLK) of prescaler can be used for timer 1 and 2 count sources.

## (3) Timer 1 (interrupt function)

Timer 1 is an 8 -bit binary down counter with two timer 1 reload registers (R1L, R1H). Data can be set simultaneously in timer 1 and the reload register R1L with the T1AB instruction. Data can be set in the reload register R1H with the T1HAB instruction. The contents of reload register R1L set with the T1AB instruction can be set to timer 1 again with the T1R1L instruction. Data can be read from timer 1 with the TAB1 instruction.
Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.
When executing the T1HAB instruction to set data to reload register R 1 H while timer 1 is operating, avoid a timing when timer 1 underflows.
Timer 1 starts counting after the following process;
(1) set data in timer 1
(2) set count source by bits 0 and 1 of register W1, and
(3) set the bit 2 of register W1 to "1."

When a value set in reload register R1L is $n$ and a value set in reload register R1H is m, timer 1 divides the count source signal by $n$ +1 or $m+1$ ( $n=0$ to $255, m=0$ to 255).
<Bit 3 of register W1 = "0" (PWM1 function invalid)>
Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes " 0 "), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1L, and count continues (auto-reload function).
<Bit 3 of register W1 = "1" (PWM1 function valid)>
Timer 1 generates the PWM1 signal of the " L " interval set as reload register R1L, and the "H" interval set as reload register R1H. The PWM1 signal generated by timer 1 is output from CNTR0 pin by setting " 1 " to bit 3 of register W5.
After timer 1 control by INT pin is enabled by setting the bit 0 of register 11 to " 1 ", INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 1 of register W5 to " 1 ".
Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W5 to "1."

## (4) Timer 2 (interrupt function)

Timer 2 is an 8 -bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R 2 H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.
Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.
When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.
Timer 2 starts counting after the following process;
(1) set data in timer 2
(2) set count source by bits 0 and 1 of register W2, and
(3) set the bit 2 of register W2 to "1."

When a value set in reload register R2L is $n$ and a value set in reload register R2H is m, timer 2 divides the count source signal by $n+$ 1 or $m+1$ ( $n=0$ to $255, m=0$ to 255 ).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes " 0 "), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).
<Bit 3 of register W2 = "0" (PWM2 function invalid)>
Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).
<Bit 3 of register W2 = "1" (PWM2 function valid)>
Timer 2 generates the PWM2 signal of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM2 signal generated by timer 2 is output from CNTR1 pin by setting " 1 " to bit 3 of register W6.
PWM2 output to CNTR1 pin combined with timer 1 can be controlled by setting the bit 2 of register W6 to "1."
Input period of INT pin by timer 2 can be counted by setting the bit 1 of register W6 to "1."

## (5) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.
Timer 1 count start synchronous circuit function can be selected after timer 1 control by INT pin is enabled by setting the bit 0 of register 11 to " 1 " and its function is selected by setting the bit 1 of register W5 to "1".
When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to timer by inputting valid waveform to INT pin.
The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.
Once set, the count start synchronous circuit is cleared by clearing the bit I10 to " 0 " or system reset.
However, when the count auto-stop circuit is selected (W22 = " 1 "), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

## (6) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.
The count auto-stop circuit is valid by setting the bit 2 of register W5 to " 1 ". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.
This function is valid only when the timer 1 count start synchronous circuit is selected.

## (7) INT pin input period count circuit (timer 2)

Timer 2 has the INT pin input period count circuit to count the valid waveform input interval of the INT pin.
When bit 1 of register W6 is set to " 1 ", the INT pin input period count circuit of timer 2 becomes valid, and the count source is input. The count source input is stopped by the next input of valid waveform to the INT pin.
Then, every a valid waveform is input to the INT pin, start/stop of the count source input is alternately repeated.
A valid waveform of the INT pin input is the same as the activated condition of an external interrupt.
The INT pin input period count circuit set once is cleared by setting the INT pin input to be disabled state. The INT pin input can be disabled by clearing bit 3 of register 11 to " 0 ".

## (8) Timer input/output pin (P12/CNTR0 pin, P11/ CNTR1 pin)

CNTR0 pin is used to input the timer 2 count source and output the PWM1 signal generated by timer 1 .
CNTR1 pin is used to input the timer 1 count source and output the PWM2 signal generated by timer 2 .
The $\mathrm{P} 12 / \mathrm{CNTR} 0$ pin function can be selected by bit 3 of register W 5 . The P11/CNTR1 pin function can be selected by bit 3 of register W6. When the CNTR0 input is selected for timer 2 count source, timer 2 counts the falling or rising waveform of CNTRO input. The count edge is selected by bit 0 of register W5.
When the CNTR1 input is selected for timer 1 count source, timer 1 counts the falling or rising waveform of CNTR1 input. The count edge is selected by bit 0 of register W6.

## (9) PWM1 output function (P12/CNTR0, timer 1)

When bit 3 of register $W 1$ is set to " 1 ", the data is reloaded alternately from reload register R1L and R1H every timer 1 underflow. Timer 1 generates the PWM1 signal of the "L" interval set as reload register R1L, and the "H" interval set as reload register R1H.
In this time, the PWM1 signal generated by timer 1 is output from CNTR0 pin by setting " 1 " to bit 3 of register W5.
When the TW1A instruction is executed while the PWM1 signal is " H ", the contents of register W1 is changed after the "H" interval of the PWM1 signal is ended.

## (10) PWM2 output function (P11/CNTR1, timer 1, timer 2)

When bit 3 of register W2 is set to " 1 ", the data is reloaded alternately from reload register R2L and R2H every timer 2 underflow. Timer 2 generates the PWM2 signal of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H.
In this time, the PWM2 signal generated by timer 2 is output from CNTR1 pin by setting " 1 " to bit 3 of register W6.
When bit 2 of register W6 is set to " 1 ", the PWM2 signal output to CNTR1 pin is switched to valid/invalid alternately each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to " 0 "), this function is canceled.
When the TW2A instruction is executed while the PWM2 signal is "H", the contents of register W2 is changed after the "H" interval of the PWM2 signal is ended.

## (11) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to " 1 " when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).
Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.
An interrupt request flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with a skip instruction.

## (12) Precautions

- Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.
Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

- Timer count source

Stop timer 1 or 2 counting to change its count source.

- Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

- Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB, T1R1L, T2AB or T2R2L instruction to write data to timer.

- Writing to reload register

In order to write a data to the reload register R1H while the timer 1 is operating, execute the T1HAB instruction except a timing of the timer 1 underflow.
In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 2 underflow.

- PWM signal (PWM1, PWM2)

If the timer 1 count stop timing and the timer 1 underflow timing overlap during output of the PWM1 signal, a hazard may occur in the PWM1 output waveform.
If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM2 signal, a hazard may occur in the PWM2 output waveform.

- Prescaler, timer 1 and timer 2 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after prescaler and timer operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
When selecting CNTR input as the count source of timer, timer operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.


Fig. 24 Timer count start timing and count time when operation starts

- PWM1 function invalid (W13 = "0")

- PWM1 function valid $($ W13 $=" 1 ")$

Timer 1 count source

Timer 1 count value
(Reload register)

Timer 1 underflow signal
PWM1 signal

- PwM tuncid

* : "0316" is set to reload register R1L and "0216" is set to reload register R1H.

Fig. 25 Timer 1 operation example

- CNTR1 output auto-control circuit operation example 1 (W23 = " 1 ", W63 = " 1 ", W62 = " 1 ")

PWM2 signal
Timer 1 underflow signal

CNTR1 output

$\uparrow$ CNTR1 output start

* When the CNTR1 output auto-control circuit is selected, valid/invalid of CNTR1 output is repeated every timer 1 underflows.
- CNTR1 output auto-control circuit operation example $2(\mathrm{~W} 23=" 1$ ", W63 = " 1 ")

PWM2 signal
Timer 1 underflow signal

Register W62

CNTR1 output

$\uparrow$ CNTR1 output start
$\uparrow$ CNTR1 output stop
(1) When the CNTR1 output auto-control function is not selected while the CNTR output is invalid, CNTR1 output invalid state is retained.
(2) When the CNTR1 output auto-control function is not selected while the CNTR output is valid, CNTR1 output valid state is retained.
(3) When the timer 1 is stopped, the CNTR1 output auto-control function becomes invalid.

Fig. 26 CNTR1 output auto-control function by timer 1

- Timer 2 count start timing (R2L = "0216", R2H = "0216", W23 = " 1 ")

- Timer 2 count stop timing (R2L = "0216", R2H = "0216", W23 = " 1 ")


Notes 1: If the timer count stop timing and the timer underflow timing overlap while the PWM function is valid (W13="1" or W23="1"), a hazard may occur in the PWM signal waveform.
2: When timer count is stopped during "H" duration of the PWM signal, timer is stopped after the end of the " H " output duration.

Fig. 27 Timer count start/stop timing

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).
The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.
After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."
If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.
Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to " 1 " after system is released from reset, the watchdog timer function is valid.
When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to " 0 " and the watchdog timer function is invalid.
The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is " 1 ", the WDF1 flag is cleared to " 0 " and the next instruction is skipped.
When the WRST instruction is executed while the WDF1 flag is " 0 ", the next instruction is not skipped.
The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.


Fig. 28 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.
When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 29).
The watchdog timer is not stopped with only the DWDT instruction.
The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 30) Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.


Fig. 29 Program example to start/stop watchdog timer

| $\vdots$ |  |
| :--- | :--- |
| WRST | ; WDF1 flag cleared |
| NOP |  |
| DI | ; Interrupt disabled |
| EPOF | ; POF instruction enabled |
| POF | ; RAM back-up mode |
| $\downarrow$ |  |
| Oscillation stop |  |
| $\vdots$ |  |

Fig. 30 Program example to enter the RAM back-up mode when using the watchdog timer

## A/D CONVERTER

The 4509 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

| Parameter | Characteristics |
| :--- | :--- |
| Conversion format | Successive comparison method |
| Resolution | 10 bits |
| Relative accuracy | Linearity error: $\pm 2 \mathrm{LSB}(\mathrm{VDD}=2.7$ to 5.5 V$)$ |
|  | Differential non-linearity error: $\pm 0.9 \mathrm{LSB}$ <br> $(\mathrm{VDD}=2.7$ to 5.5 V$)$ |
| Conversion speed | $31 \mu \mathrm{~s}(\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}, \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}))$ |
| Analog input pin | 6 |



Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.
2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1).
The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 31 A/D conversion circuit structure

Table 12 A/D control registers

| A/D control register Q1 |  | at reset : 00002 |  |  |  | at RAM back-up : state retained | R/W TAQ1/TQ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q13 | A/D operation mode selection bit | 0 |  | A/D conversion mode |  |  |  |
|  |  | 1 |  | Comparator mode |  |  |  |
| Q12 | Analog input pin selection bits | Q12 | Q11 | Q10 |  | Selected pins |  |
|  |  | 0 | 0 | 0 | AINO |  |  |
|  |  | 0 | 0 | 1 | AIN1 |  |  |
| Q11 |  | 0 | 1 | 0 | AIN2 |  |  |
|  |  | 0 | 1 | 1 | AIN3 |  |  |
|  |  | 1 | 0 | 0 | AIN4 |  |  |
| Q10 |  | 1 | 0 | 1 | AIN5 |  |  |
|  |  | 1 | 1 | 0 | Not av |  |  |
|  |  | 1 | 1 | 1 | Not av |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (1) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

## (2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to " 0 ."

## (3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10 -bit digital data format. The contents of the high-order 8 bits of this register can be stored in register $B$ and register $A$ with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.
When the contents of register $A D$ is $n$, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref
$V_{\text {ref }}=\frac{V_{D D}}{1024} \times n$
n : The value of register AD ( $\mathrm{n}=0$ to 1023)

## (4) $A / D$ conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to " 1 " when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

## (6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:
(1) When the $A / D$ conversion starts, the register AD is cleared to "00016."
(2) Next, the topmost bit of the register AD is set to " 1, " and the comparison voltage Vref is compared with the analog input voltage VIN.
(3) When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to " 1 ." When the comparison result is Vref $>\operatorname{VIN}$, it is cleared to " 0 ."
The 4509 Group repeats this operation to the lowermost bit of the register $A D$ to convert an analog value to a digital value. $A / D$ conversion stops after 62 machine cycles ( $31 \mu \mathrm{~s}$ when $\mathrm{f}(\mathrm{XIN})=6.0 \mathrm{MHz}$ in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to " 1 " as soon as A/D conversion completes (Figure 32).

Table 13 Change of successive comparison register AD during A/D conversion

*1: 1st comparison result
*3: 3rd comparison result
*9: 9th comparison result
*2: 2nd comparison result
*8: 8th comparison result
*A: 10th comparison result

## (7) A/D conversion timing chart

Figure 32 shows the $A / D$ conversion timing chart.


Fig. 32 A/D conversion timing chart

## (8) How to use A/D conversion

How to use $A / D$ conversion is explained using as example in which the analog input from P2o/AINo pin is A/D converted, and the high-order 4 bits of the converted data are stored in address $M(Z, X, Y)=$ $(0,0,0)$, the middle-order 4 bits in address $M(Z, X, Y)=(0,0,1)$, and the low-order 2 bits in address $M(Z, X, Y)=(0,0,2)$ of RAM. The $A /$ $D$ interrupt is not used in this example.
(1) Select the AINo pin function and A/D conversion mode with the register Q1 (refer to Figure 33).
(2) Execute the ADST instruction and start A/D conversion.
(3) Examine the state of ADF flag with the SNZAD instruction to determine the end of $A / D$ conversion.
(4) Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
(5) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,2)$.
(6) Transfer the high-order 8 bits of converted data to registers $A$ and B (TABAD instruction).
(7) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,1)$.
(8) Transfer the contents of register $B$ to register $A$, and then, store into $M(Z, X, Y)=(0,0,0)$.


Fig. 33 Setting registers

## (9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."
Below, the operation at comparator mode is described.

## (10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register $B$ is stored in the high-order 4 bits of the comparator register and the contents of register $A$ is stored in the low-order 4 bits of the comparator register with the TADAB instruction.
When changing from $A / D$ conversion mode to comparator mode, the result of $A / D$ conversion (register $A D$ ) is undefined.
However, because the comparator register is separated from register $A D$, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.
If the value in the comparator register is $n$, the logic value of comparison voltage Vref generated by the built-in DA converter can be determined from the following formula:

$$
\left[\begin{array}{l}
\text { Logic value of comparison voltage Vref } \\
\text { Vref }=\frac{\text { VDD }}{256} \times n \\
\mathrm{n}: \text { The value of register } A D(\mathrm{n}=0 \text { to } 255)
\end{array}\right.
$$

## (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of $A / D$ conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.
The comparator stops 8 machine cycles after it has started ( $6 \mu \mathrm{~s}$ at $f(X I N)=4.0 \mathrm{MHz}$ in high-speed through mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

## (13) Notes for the use of A/D conversion 1

- TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."

- Operating mode of $A / D$ converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the $A / D$ converter is operating.
Clear the bit 2 of register V2 to " 0 " to change the operating mode from the comparator mode to A/D conversion mode.
The A/D conversion completion flag (ADF) may be set when the operating mode of the $A / D$ converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.


Fig. 34 Comparator operation timing chart

## (14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 35).

- Relative accuracy
(1) Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from " 0 " to "1."
(2) Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
(3) Linearity error

This means a deviation from the line between Vot and VFST of a converted value between Vot and VFST.
(4) Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between Vot and VFST by 1 LSB at the relative accuracy.

Vn: Analog input voltage when the output data changes from "n" to " $\mathrm{n}+1$ " ( $\mathrm{n}=0$ to 1022)

- 1LSB at relative accuracy $\rightarrow \frac{\mathrm{V}_{\mathrm{FST}}-\mathrm{V}_{0 \mathrm{~T}}}{1022}(\mathrm{~V})$
- 1LSB at absolute accuracy $\rightarrow \frac{\text { VDD }}{1024}(\mathrm{~V})$
- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.


Fig. 35 Definition of A/D conversion accuracy

## SERIAL INTERFACE

The 4509 Group has a built-in clock synchronous serial interface which can serially transmit or receive 8-bit data.
Serial interface consists of;

- Serial interface register SI
- Serial interface control register J1
- Serial interface transmit/receive completion flag (SIOF)
- Serial interface counter

Registers $A$ and $B$ are used to perform data transfer with internal CPU.
The pin functions of the serial interface pins can be set with the register J1.

Table 14 Serial interface pins

| Pin | Pin function when selecting serial interface |
| :--- | :--- |
| P02/SCK | Clock I/O (ScK) |
| P01/SOUT | Serial data output (SOUT) |
| P03/SIn | Serial data input (SIn) |

Note: Even when the SIN pin function is used, the I/O of port POo is valid. Even when the Sout pin function is used, the input of port P 01 is valid. The input of P 02 can be used even when Sck is used. Be careful when using inputs of both Sck and PO2 since the input threshold value of Sck pin is different from that of port P02.


Fig. 36 Serial interface structure
Table 15 Serial interface control register

| Serial interface control register J1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAJ1/TJ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Serial interface synchronous clock selection bits | J13 | J12 |  | Synchronous clock |  |
| J13 |  | 0 | 0 | Instruction c | STCK) divided by 8 |  |
| J12 |  | 0 | 1 | Instruction c | STCK) divided by 4 |  |
|  |  | 1 | 0 | Instruction | STCK) divided by 2 |  |
|  |  | 1 | 1 | External clock | input) |  |
|  | Serial interface port function selection bits | J11 | J10 |  | Port function |  |
| J11 |  | 0 | 0 | P00, P01,P02 | ed/Sin, Sout, Sck not selected |  |
| J10 |  | 0 | 1 | P00, Sout, S | cted/SIN, P01, P02 not selected |  |
|  |  | 1 | 0 | SIN, P01, Sc | ed/P00, Sout, P02 not selected |  |
|  |  | 1 | 1 | Sin, Sout, S | cted/P00, P01,P02 not selected |  |

Note: "R" represents read enabled, and "W" represents write enabled.


Fig. 37 Serial interface register state when transferring

## (1) Serial interface register SI

Serial interface register SI is the 8 -bit data transfer serial/parallel conversion register. Data can be set to register SI through registers $A$ and $B$ with the TSIAB instruction. The contents of register $A$ is transmitted to the low-order 4 bits of register SI , and the contents of register $B$ is transmitted to the high-order 4 bits of register SI . During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0 ) of register SI , and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).
When register SI is used as a work register without using serial interface, do not select the Sck pin.

## (2) Serial interface transmit/receive completion flag (SIOF)

Serial interface transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The SIOF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (3) Serial interface start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to " 0 " and then serial interface transmission/reception is started.

## (4) Serial interface control register J1

Register J1 controls the synchronous clock, P02/Sck, P01/Sout and $\mathrm{P} 00 / \mathrm{SIN}$ pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J 1 to register A .

## (5) How to use serial interface

Figure 38 shows the serial interface connection example. Serial interface interrupt is not used in this example. In the actual wiring, pull
up the wiring between each pin with a resistor. Figure 38 shows the data transfer timing and Table 16 shows the data transfer sequence.


Fig. 38 Serial interface connection example


M0-M7: Contents of master serial interface register
$\mathrm{S}_{0}-\mathrm{S}_{7}$ : Contents of slave serial interface register
Rising of Sск: Serial input
Falling of Scк: Serial output

Fig. 39 Timing of serial interface data transfer
Table 16 Processing sequence of data transfer from master to slave


1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *
When an external clock is selected as a synchronous clock, control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the

SIOF flag is set to " 1 " when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

## RESET FUNCTION

System reset is performed by the followings:

- "L" level is applied to the RESET pin externally,
- System reset instruction (SRST) is executed,
- Reset occurs by watchdog timer,
- Reset occurs by built-in power-on reset (only for H version)
- Reset occurs by voltage drop detection circuit (only for H version)

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0 .

## (1) RESET pin input

System reset is performed certainly by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied;
the value of supply voltage is the minimum value or more of the recommended operating conditions.


Notes 1:---†--- This symbol represents a parasitic diode.
2: Applied potential to $\overline{\operatorname{RESET}}$ pin must be VDD or less.
3: These are equipped with only H version.

Fig. 40 Structure of reset pin and its peripherals


Fig. $41 \overline{\text { RESET }}$ pin input waveform and reset release timing

## (2) Power-on reset (only for H version)

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to $100 \mu \mathrm{~s}$ or less.
If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the $\overline{R E S E T}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text { RESET }}$ pin until the value of supply voltage reaches the minimum operating voltage.

## (3) System reset instruction (SRST)

By executing the SRST instruction, " $L$ " level is output to RESET pin and system reset is performed.


Note: Keep the value of supply voltage to the minimum value or more of the recommended operating conditions.

Fig. 42 Power-on reset operation

Table 17 Port state at reset

| Name | Function | State |
| :--- | :--- | :--- |
| D0, D1 | D0, D1 | High-impedance (Notes 1, 2) |
| D2/AIN4, D3/AIN5 | D2, D3 | High-impedance (Notes 1, 2, 3) |
| D4, D5 | D4, D5 | High-impedance (Notes 1, 2) |
| P00/Sin, P01/SouT, P02/ScK | $\mathrm{P} 00, \mathrm{P} 01, \mathrm{P} 02$ | High-impedance (Notes 1, 2, 3) |
| P03 | P 03 | High-impedance (Notes 1, 2, 3) |
| P10 | P 10 | High-impedance (Notes 1, 2, 3) |
| P11/CNTR1 | P 11 | High-impedance (Notes 1, 2, 3) |
| P12/CNTR0 | P 12 | High-impedance (Notes 1, 2, 3) |
| P13/INT | P 13 | High-impedance (Notes 1, 2, 3) |
| P20/AIN0, P21/AIN1 | $\mathrm{P} 20, \mathrm{P} 21$ | High-impedance (Notes 1, 2, 3) |
| P30/AIN2, P31/AIN3 | $\mathrm{P} 30, \mathrm{P} 31$ | High-impedance (Notes 1, 2) |

Notes 1: Output latch is set to "1."
2: The output structure is N -channel open-drain.
3: Pull-up transistor is turned OFF.

## (4) Internal state at reset

Figure 43 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 43 are undefined, so set the initial value to them.


Fig. 43 Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer by outputting " $\llcorner$ " level to $\overline{\text { RESET }}$ pin if the supply voltage drops below a set value.

## (1) SVDE instruction

If the SVDE instruction is not executed (initial state), the voltage drop detection circuit becomes invalid at RAM back-up mode. When the SVDE instruction is executed, the voltage drop deteciton circuit is valid even after system enters into the RAM back-up mode. The SVDE instruction can be executed only once.
In order to release the execution of the SVDE instruction, the system reset is required.


Fig. 44 Voltage drop detection reset circuit


Fig. 45 Voltage drop detection circuit operation waveform

Table 18 Voltage drop detection circuit operation state

|  | At CPU operating | At RAM back-up mode |
| :--- | :---: | :---: |
| SVDE instruction not executed | Valid | Invalid |
| SVDE instruction executed | Valid | Valid |

## RAM BACK-UP MODE

The 4509 Group has the RAM back-up mode.
When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.
The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.
Table 19 shows the function and states retained at RAM back-up. Figure 46 shows the state transition.

## (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag $(P)$ with the SNZP instruction.

## (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF instruction continuously, the CPU starts executing the program from address 0 in page 0 . In this case, the P flag is " 1 ."

## (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- "L" level is applied to RESET pin,
- system reset (SRST) is performed,
- reset by watchdog timer is performed,
- reset by the built-in power-on reset circuit is performed (only for H version), or
- reset by the voltage drop detection circuit is performed (only for H version).
In this case, the P flag is " 0 ."

Table 19 Functions and states retained at RAM back-up

| Function | RAM back-up |
| :---: | :---: |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | $\times$ |
| Contents of RAM | 0 |
| Interrupt control registers V1, V2 | $\times$ |
| Interrupt control register I1 | $\bigcirc$ |
| Selected oscillation circuit (execution of CRCK) | $\bigcirc$ |
| Clock control register MR | $\times$ |
| Clock control register RG | $\times$ |
| Timer 1, Timer 2 function | (Note 3) |
| Watchdog timer function | $\times$ (Note 4) |
| Timer control register PA | $\times$ |
| Timer control registers W1, W2 | $\times$ |
| Timer control registers W5, W6 | 0 |
| Serial interface function | $\times$ |
| Serial interface control register J1 | 0 |
| A/D conversion function | $\times$ |
| A/D control register Q1 | $\bigcirc$ |
| Voltage drop detection circuit | (Note 5) |
| Port level | $\bigcirc$ |
| Key-on wakeup control registers K0 to K2, L1 | 0 |
| Pull-up control registers PU0 to PU2 | 0 |
| Port output structure control registers FR0 to FR3, C1 | 0 |
| External interrupt request flag (EXFO) | $\times$ |
| Timer interrupt request flags (T1F, T2F) | (Note 3) |
| A/D conversion completion flag (ADF) | $\times$ |
| Serial interface transmit/receive completion flag (SIOF) | $\times$ |
| Interrupt enable flag (INTE) | $\times$ |
| Watchdog timer flags (WDF1, WDF2) | $\times$ (Note 4) |
| Watchdog timer enable flag (WEF) | $\times$ (Note 4) |

Notes 1:"O" represents that the function can be retained, and " $X$ " represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then set the system to be in the RAM back-up mode.
5: The voltage drop detection circuit is equipped with only H version. In the RAM back-up mode, when the SVDE instruction is not executed, the voltage drop detection circuit is invalid, and when the SVDE instruction is executed, the voltage drop detection circuit is valid.

## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 20 shows the return condition for each return source.

## (5) Control registers

- Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TKOA instruction. In addition, the TAKO instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

- Key-on wakeup control register K2 Register K2 controls the ports P2, D2 and D3 key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.
- Key-on wakeup control register L1

Register L1 controls the selection of the return condition and valid waveform/level of port P1, and the selection of the INT pin return condition and INT pin key-on wakeup function. Set the contents of this register through register A with the TL1A instruction. In addition, the TAL1 instruction can be used to transfer the contents of register L 1 to register A .

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPUOA instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K 0 to register A .

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register $A$ with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2, D2 and D3 pullup transistor. Set the contents of this register through register $A$ with the TPU2A instruction. In addition, the TAPU2 instruction can be used to transfer the contents of register PU2 to register A.

- Interrupt control register I1

Register I1 controls the valid waveform/level of the external 0 interrupt and the input control of INT pin. Set the contents of this register through register A with the TI1A instruction. In addition, the TAl1 instruction can be used to transfer the contents of register I1 to register $A$.

Table 20 Return source and return condition

| Return source |  | Return condition | Remarks |
| :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l} \text { Port P00-P03 } \\ \text { Port P20, P21 } \\ \text { Port D2, D3 } \end{array}$ | Return by an external "L" level input. | The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to " H " level before going into the RAM back-up state. |
|  | Port P10-P13 | Return by an external "H" level or "L" level input, or falling edge ("H" $\rightarrow$ "L") or rising edge ("L" $\rightarrow$ "H"). | The key-on wakeup function can be selected by one port unit. Select the return level ("L" level or "H" level) and return condition (level or edge) with the register L1 according to the external state before going into the RAM back-up state. <br> Before going into the RAM backup state, set an opposite level of the selected return level (edge) to the port using the key-on wakeup function. |
|  | INT pin | Return by an external "H" level or "L" level input, or falling edge ("H" $\rightarrow$ "L") or rising edge ("L" $\rightarrow$ "H"). When the return level is input, the EXFO flag is not set. | The key-on wakeup function can be selected by one port unit. Select the return level ("L" level or "H" level) with the register I1 and return condition (level or edge) with the register L1 according to the external state before going into the RAM back-up state. |



High-speed mode

Notes 1: Microcomputer starts its operation after counting f(RING) 120 to 144 times from system is released from reset.
2: When changing the operation source clock from $f($ RING $)$ to $f($ XIN $)$, first make the setting to enable $f($ XIN ) oscillation (set MR1 to " 0 "), allow the oscillation stabilization time to elapse using software, and then set the operation source clock to $f($ (XIN ) (set MR0 to " 0 "), After this, stop $f($ RING ) (set RG0 to " 1 "). (Do not start $f(X I N)$ oscillation and change the operation source clock at the same time.)
3 : When changing the operation source clock from $f($ XIN ) to $f($ RING $)$, first make the setting to enable $f($ RING ) oscillation (set RG0 to " 0 "), allow the oscillation stabilization time to elapse using software, and then set the operation source clock to f(RING) (set MR0 to " 1 "). After this, stop $f(\operatorname{Xin})$ (set MR1 to "1"). (Do not change the operation source clock and stop $f(X i n)$ at the same time.)
4: After system is released from reset, the ceramic oscillation circuit is selected for the main clock $f(X I N)$. When the RC oscillation circuit is used, execute the CRCK instruction.
5: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state
6: Microcomputer starts its operation after counting f(RING) 120 to 144 times. System returns to state A certainly when returning from the RAM back-up mode. The operation mode (system clock frequency divided) also returns to the initial state (internal frequency divided by 8 mode) (registers RG and MR initialized). However, the selected contents (CRCK instruction execution state) of $f(X I N)$ oscillation circuit is retained

Fig. 46 State transition


Fig. 47 Set source and clear source of the $P$ flag


Fig. 48 Start condition identified example using the SNZP instruction

Table 21 Key-on wakeup control register

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK0/TK0A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| K03 | Port P03 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
| K02 | Port P02 key-on wakeup <br> control bit | 0 | Key-on wakeup used |  |  |
|  | Port P01 key-on wakeup <br> control bit | 1 | Key-on wakeup not used |  |  |
| K00 | Port P00 key-on wakeup used <br> control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register K1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK1/TK1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| K13 | Port P13 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
|  | Port P12 key-on wakeup <br> control bit | 1 | Key-on wakeup used |  |  |
| K11 | Port P11 key-on wakeup <br> control bit | 1 | Key-on wakeup not used |  |  |
|  | Port P10 key-on wakeup wakeup used <br> control bit | 0 | Key-on wakeup not used |  |  |
|  | 1 | Key-on wakeup used |  |  |  |


| Key-on wakeup control register K2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK2/TK2A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| K23 | Port D3 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
| K22 | Port D2 key-on wakeup <br> control bit | 1 | Key-on wakeup used |  |  |
| K21 | Port P21 key-on wakeup <br> control bit | 1 | Key-on wakeup not used |  |  |
|  | Port P20 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register L1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L13 | Ports P10-P13 return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| L12 | Ports P10-P13 valid waveform/ level selection bit | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| L11 | INT pin return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| L10 | INT pin key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |

[^1]Table 22 Pull-up control register and interrupt control register

| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PU03 | Port P03 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | Port P02 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | Port P01 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | Port P0o pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |


| Pull-up control register PU1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAPU1/TPU1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU13 | Port P13 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  | Port P12 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |  |
| PU11 | Port P11 pull-up transistor <br> control bit | 1 | Pull--up transistor OFF |  |  |
|  | Port P10 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |


| Pull-up control register PU2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAPU2/TPU2A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU23 | Port D3 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
| PU22 | Port D2 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |  |
| PU21 | Port P21 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
| PU20 | Port P20 pull-up transistor <br> control bit | 0 | Pull-up transistor ON |  |  |
|  |  | 1 | Pull-up transistor OFF |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic oscillation circuit
- RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.
Figure 49 shows the structure of the clock control circuit.
The 4509 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4509 Group.


Fig. 49 Clock control circuit structure

## (1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## (2) Main clock generating circuit (f(XIN))

The ceramic resonator or RC oscillation can be used for the main clock of this product.
After system is released from reset, the ceramic oscillation is active for main clock.
The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.
Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).
The execution of the CRCK instruction can be valid only once.
Register MR controls the enable/disable of the oscillation and the selection of the operation source clock.
Also, when the MCU operates only by the on-chip oscillator without using main clock $f($ XIN $)$, connect XIN pin to Vss and leave Xout pin open, and do not execute the CRCK instruction (Figure 51).

## (3) Ceramic resonator

When the ceramic resonator is used as the main clock ( $f(\mathrm{XIN})$ ), connect the ceramic resonator and the external circuit to pins XIN and Xout at the shortest distance. A feedback resistor is built in between pins XIN and Xout (Figure 52).
Do not execute the CRCK instruction.
Set " 0 " to bit 0 of register MR after the oscillation stabilizing wait time is generated by software to select the clock generated by the ceramic oscillation circuit for the source oscillation clock.

## (4) RC oscillation

When the RC oscillation is used as the main clock ( $f(X I N)$ ), connect the XIN pin to the external circuit of resistor $R$ and the capacitor $C$ at the shortest distance and leave Xout pin open. Then, execute the CRCK instruction (Figure 53).
The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the recommended operating condition of the frequency limits.


Fig. 50 Switch to ceramic oscillation/RC oscillation


Fig. 51 Handling of Xin and Xоut when main clock is not used


Fig. 52 Ceramic resonator external circuit


Fig. 53 External RC circuit

## (5) External clock

When the external signal clock is used for the main clock (f(XIN)), connect the XIN pin to the clock source and leave Xout pin open (Figure 54). Do not execute the CRCK instruction in program. Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).
Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.

## (6) Clock control register MR

Register MR controls the selection of operation mode and the operation source clock, and enable/stop of main clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.


## (7) Clock control register RG

Register RG controls the on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 23 Clock control register MR

| Clock control register MR |  | at reset : 11012 |  |  | at R | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 | MR2 |  | Opera |  |
|  |  | 0 | 0 | Through mod | not |  |
|  |  | 0 | 1 | Frequency | ode |  |
| MR2 |  | 1 | 0 | Frequency | ode |  |
|  |  | 1 | 1 | Frequency | ode |  |
| MR1 | Main clock f(XIN) control bit (Notes 2, 5) | 0 |  | Main clock ( $f(\mathrm{XIN})$ ) oscillation enabled |  |  |
|  |  | 1 |  | Main clock (f(XIN)) oscillation stop |  |  |
| MRo | Operation source clock selection bit (Notes 3, 5) | 0 |  | Main clock (f(XIN)) |  |  |
|  |  | 1 |  | On-chip oscillator clock (f(RING)) |  |  |


| Clock control register RG |  | at reset : 02 |  | at RAM back-up : 02 | $\begin{gathered} \text { W } \\ \text { TRGA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RGo | On-chip oscillator (f(RING)) control bit (Note 4) | 0 | On-chip oscillator (f(RING)) oscillation enabled |  |  |
|  |  | 1 | On-chip oscillator (f(RING)) oscillation stop |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: Main clock cannot be stopped when the main clock is selected for the operation source clock.
3: The stopped clock cannot be selected for the operation source clock. In order to switch the operation source clock, generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.
4: On-chip oscillator cannot be stopped when the on-chip oscillator is selected for the operation source clock.
5 : When changing the setting of MR1 and MR0 from " 00 " to " 11 ", make settings in the sequence " 00 " $\rightarrow$ " 01 " $\rightarrow$ " 11 ". When changing the setting of MR1 and MR0 from " 11 " to " 0 ", make settings in the sequence " 11 " $\rightarrow$ " 01 " $\rightarrow$ " 00 ".

## QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for this microcomputer.
Table 24 lists the pin description (QzROM writing mode) and Figure 55 shows the pin connections.
Refer to Figure 56 for examples of a connection with a serial programmer.
Contact the manufacturer of your serial programmer for serial programmer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 24 Pin description (QzROM writing mode)

| Pin | Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| Vdd | Power source | - | - Power supply voltage pin. |
| Vss | GND | - | - GND pin. |
| CNVss | VPP input | - | - QzROM programmable power source pin. <br> - VPP input is possible with Vss connected via a resistor of about $5 \mathrm{k} \Omega$. |
| P2o/AIN0 | SDA input/output | I/O | - QzROM serial data I/O pin. |
| P21/AIN1 | SCLK input | Input | - QzROM serial clock input pin. |
| D3/AIN5 | $\overline{\text { PGM input }}$ | Input | - QzROM read/program pulse input pin. |
| RESET | Reset input | Input | - Reset input pin. <br> - Input "L" level signal. |
| XIN | Clock input | - | - Either connect an oscillation circuit or connect XIN pin to Vss and leave the |
| Xout | Clock output | - | Xout pin open. |
| D0, D1, D2/AIN4, D4, D5, P00/SIn, P01/SOUT, P02/Sck, P03, P10, P11/CNTR1, <br> P12/CNTR0, P13/INT, P30/AIN2, P31/AIN3 | I/O port | I/O | - Input "H" or "L" level signal or leave the pin open. |



Fig. 55 Pin connection diagram


Fig. 56 When using programmer of Suisei Electronics System Co., LTD, connection example

## DATA REQUIRED FOR QzROM WRITING ORDERS

The following are necessary when ordering a QzROM product shipped after writing:

1. QzROM Writing Confirmation Form*
2. Mark Specification Form*
3. ROM data...........Mask file

* For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (http:/ /www.renesas.com/homepage.jsp).
Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.


## LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. $0.1 \mu \mathrm{~F}$ ) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5 \mathrm{k} \Omega$ (connect this resistor to CNVss/VPP pin as close as possible).
(2) Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.
(3) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)
(4) Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)
(5) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.
(6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

## (7) Multifunction

- The input/output of P00 can be used even when SIN is used. Be careful when using inputs of both SIN and POO since the input threshold value of SIN pin is different from that of port POo.
- The input of P01 can be used even when Sout is used.
- The input of P02 can be used even when Sck is used. Be careful when using inputs of both SCK and P02 since the input threshold value of ScK pin is different from that of port P 02 .
- The input of P11 can be used even when CNTR1 (output) is selected.
The input/output of P11 can be used even when CNTR1 (input) is selected. Be careful when using inputs of both CNTR1 and P11 since the input threshold value of CNTR1 pin is different from that of port P11.
- The input of P12 can be used even when CNTR0 (output) is selected.
The input/output of P12 can be used even when CNTR0 (input) is selected. Be careful when using inputs of both CNTR0 and P12 since the input threshold value of CNTR0 pin is different from that of port P12.
- The input/output of P13 can be used even when INT is used. Be careful when using inputs of both INT and P13 since the input threshold value of INT pin is different from that of port P13.
- The input/output of P20, P21, P30, P31, D2, D3 can be used even when Ain0-Ain5 are used.
(8) Power-on reset (only for H version)

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to $100 \mu$ s or less.
If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.
(9) POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.
Note that system cannot enter the RAM back-up state when executing only the POF instruction.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

## (1) P13/INT pin

## Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to " 0 " (refer to Figure 57①) and then, change the bit 3 of register II
In addition, execute the SNZO instruction to clear the EXFO flag to " 0 " after executing at least one instruction (refer to Figure 57(2). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 57(3).

| ! |  |  |
| :---: | :---: | :---: |
| LA | 4 | ; (XXX02) |
| TV1A |  | ; The SNZ0 instruction is valid ...........1 |
| LA | 8 | ; (1×××2) |
| TI1A |  | ; Control of INT pin input is changed |
| NOP |  | .................................................... (2) |
| SNZ0 |  | ; The SNZO instruction is executed (EXFO flag cleared) |
| NOP |  | .................................................... (3) |
| - $\times$ : these bits are not used here. |  |  |

Fig. 57 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register 11

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the INT pin input is disabled (register $113=$ " 0 "), set the keyon wakeup of INT pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to Figure 58(1).


Fig. 58 External 0 interrupt program example-2

## Note [3] on bit 2 of register I1

When the interrupt valid waveform of the $\mathrm{P} 13 / \mathrm{INT}$ pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 59(1) and then, change the bit 2 of register I .
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 59(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 59(3).


Fig. 59 A/D conversion interrupt program example
(1) Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.
Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.
(12) Timer count source

Stop timer 1 or 2 counting to change its count source.
(3) Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB, T1R1L, T2AB or T2R2L instruction to write data to timer.
(15) Writing to reload register

In order to write a data to the reload register R1H while the timer 1 is operating, execute the T1HAB instruction except a timing of the timer 1 underflow.
In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 2 underflow.
(16) Prescaler, timer 1 and timer 2 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after prescaler and timer operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
When selecting CNTR input as the count source of timer, timer operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.


Fig. 60 Timer count start timing and count time when operation starts
© 4 PWM signal (PWM1, PWM2)
If the timer 1 count stop timing and the timer 1 underflow timing overlap during output of the PWM1 signal, a hazard may occur in the PWM1 output waveform.
If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM2 signal, a hazard may occur in the PWM2 output waveform.

18 Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
- When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state.
Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.


## (10) Clock control

When the RC oscillation is used as the main clock $f($ Xin $)$, execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).
The oscillation circuit by the CRCK instruction can be selected only once. When the CRCK instruction is not executed, the ceramic oscillation is selected for the main clock $f(X i n)$.
Also, when the MCU operates only by the on-chip oscillator without using main clock f(XIN), connect XIN pin to Vss and leave Xout pin open, and do not execute the CRCK instruction.
In order to switch the operation source clock (f(RING)) or f(XIN)), generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.
Registers RG and MR are initialized when system returns from RAM back-up mode.
However, the selected contents (CRCK instruction execution state) of main clock ( $f($ XIN $)$ ) oscillation circuit is retained.

## ${ }^{2} 0$ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products. Also, when considering the oscillation stabilize wait time for switching clock, be careful that the variable frequency of the on-chip oscillator clock.

## (7) External clock

When the external clock is used for the main clock ( $f($ (XIN) ), connect the XIN pin to the clock source and leave Xout pin open. Do not execute the CRCK instruction in program.
Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).
Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.
(2) Notes for the use of A/D conversion 1

- TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register $A D$ is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."

- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the $A / D$ converter is operating.
- Clear the bit 2 of register V2 to " 0 " to change the operating mode from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the $A / D$ converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.


Fig. 61 External 0 interrupt program example-3
${ }^{2} 3$ Notes for the use of A/D conversion 2
Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor ( $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ) to analog input pins (Figure 60).
When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 61. In addition, test the application products sufficiently.


Apply the voltage withiin the specifications to an analog input pin.

Fig. 62 Analog input external circuit example-1


Fig. 63 Analog input external circuit example-2

## (44) QzROM

(1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
(2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 \% may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.
(55) $\begin{aligned} & \text { Notes On ROM Code Protect } \\ & \text { (QzROM product shipped after writing) }\end{aligned}$

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.
The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.
Note that the mask file which has nothing at the ROM option data or has the data other than " 0016 " and "FF16" can not be accepted.

## NOTES ON NOISE

Countermeasures against noise are described below.
The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

## 1. Shortest wiring length

(1) Wiring for $\overline{\text { RESET }}$ pin

Make the length of wiring which is connected to the $\overline{\text { RESET }}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text { RESET }}$ pin and the Vss pin with the shortest possible wiring.

## <Reason>

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text { RESET }}$ pin is required.
If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized.
This may cause a program runaway.


Fig. 64 Wiring for the $\overline{\text { RESET }}$ pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


## <Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 65 Wiring for clock I/O pins
(3) Wiring to CNVss pin

Connect CNVss pin to a GND pattern at the shortest distance.
The GND pattern is required to be as close as possible to the GND supplied to Vss.
In order to improve the noise reduction, to connect a $5 \mathrm{k} \Omega$ resistor serially to the CNVSS pin - GND line may be valid.
As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

## <Reason>

The CNVss pin of the QzROM is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.


Fig. 66 Wiring for the CNVss pin of the QzPROM

## 2. Connection of bypass capacitor across Vss line and Vdd line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.


Fig. 67 Bypass capacitor across the Vss line and the Vdd line

## 3. Wiring to analog input pins

- Connect an approximately $100 \Omega$ to $1 \mathrm{k} \Omega$ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.


## <Reason>

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.


Fig. 68 Analog signal line and a resistor and a capacitor

## 4. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## <Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## <Reason>

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 69 Wiring for a large current signal line


Fig. 70 Wiring to a signal line where potential levels change frequently
(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.

An example of Vss patterns on the underside of a printed circuit board


Separate the Vss line for oscillation from other Vss lines

Fig. 71 Vss pattern on the underside of an oscillator

## 5. Setup for I/O ports

Setup I/O ports using hardware and software as follows:
<Hardware>

- Connect a resistor of $100 \Omega$ or more to an I/O port in series.


## <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.


## 6. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software. In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.
This example assumes that interrupt processing is repeated multiple times in a single main routine processing.
<The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value $N$ should satisfy the following condition:
$\mathrm{N}+1 \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.
<The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


Fig. 72 Watchdog timer by software

## CONTROL REGISTERS

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W <br> TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W <br> TAV2/TV2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Serial interface interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V20 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |


| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAI1/TI1A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT pin input control bit (Note 2) | 0 | INT pin input disabled |  |  |
|  |  | 1 | INT pin input enabled |  |  |
| 112 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform (" H " level of INT pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | INT pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT pin timer 1 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |


| Clock control register MR |  | at reset: 11012 |  |  | at RAM back-up : 11012 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 | MR2 |  | Operation mode |  |
|  |  | 0 | 0 | Through mo | not divided) |  |
| MR2 |  | 0 | 1 | Frequency did | ode |  |
|  |  | 1 | 0 | Frequency did | ode |  |
|  |  | 1 | 1 | Frequency dind | ode |  |
| MR1 | Main clock f(XIN) control bit (Note 3) | 0 |  | Main clock | tion enabled |  |
|  |  | 1 |  | Main clock | ion stop |  |
| MRo | Operation source clock selection bit (Note 4) | 0 |  | Main clock |  |  |
|  |  | 1 | 1 | On-chip osc | RING)) |  |


| Clock control register RG |  | at reset : 02 |  | at RAM back-up :02 | W <br> TRGA |
| :---: | :--- | :---: | :--- | :--- | :---: |
| RGo | On-chip oscillator ( $f($ RING $)$ ) control bit <br> (Note 5) | 0 | On-chip oscillator ( $f($ RING $)$ ) oscillation enabled |  |  |
|  | 1 | On-chip oscillator ( $f($ RING $)$ ) oscillation stop |  |  |  |

Notes 1: " $R$ " represents read enabled, and " $W$ " represents write enabled.
2: When the contents of I12 and I13 are changed, the external interrupt request flag EXFO may be set.
3: Main clock cannot be stopped when the main clock is selected for the operation source clock.
4: The stopped clock cannot be selected for the operation source clock. In order to switch the operation source clock, generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.
5: On-chip oscillator cannot be stopped when the on-chip oscillator is selected for the operation source clock.

| Timer control register PA |  | at reset : 02 |  | at RAM back-up : 02 | W |
| :--- | :--- | :---: | :--- | :--- | :---: |
| PA0 | TPAA |  |  |  |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W <br> TAW1/TW1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | PWM1 function control bit | 0 |  | PWM1 function invalid |  |  |
|  |  | 1 |  | PWM1 function valid |  |  |
| W12 | Timer 1 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W11 | Timer 1 count source selection bits | W11 | W10 |  | Count source |  |
|  |  | 0 | 0 | PWM2 signal |  |  |
|  |  | 0 | 1 | Prescaler output (ORCLK) |  |  |
| W10 |  | 1 | 0 | CNTR1 input |  |  |
|  |  | 1 | 1 | On-chip oscillator clock (f(RING)) |  |  |


| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W <br> TAW2/TW2A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | PWM2 function control bit | 0 |  | PWM2 function invalid |  |  |
|  |  | 1 | 1 | PWM2 function valid |  |  |
| W22 | Timer 2 control bit | 0 | 0 | Stop (state retained) |  |  |
|  |  | 1 | 1 | Operating |  |  |
| W21 | Timer 2 count source selection bits | W21 |  |  | Count source |  |
|  |  | 0 | 0 | Timer 1 und | al (T1UDF) |  |
|  |  | 0 | 1 | Prescaler out |  |  |
| W20 |  | 1 | 0 | CNTR0 inpu |  |  |
|  |  | 1 | 1 | System clock |  |  |


| Timer control register W5 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAW5/TW5A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W53 | P12/CNTR0 pin function selection bit | 0 | P12 (I/O) / CNTR0 (input) |  |  |
|  |  | 1 | P12 (input) /CNTR0 (I/O) |  |  |
| W52 | Timer 1 count auto-stop circuit selection bit (Note 2) | 0 | Count auto-stop circuit not selected |  |  |
|  |  | 1 | Count auto-stop circuit selected |  |  |
| W51 | Timer 1 count start synchronous circuit selection bit (Note 3) | 0 | Count start synchronous circuit not selected |  |  |
|  |  | 1 | Count start synchronous circuit selected |  |  |
| W50 | CNTR0 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |


| Timer control register W6 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAW6/TW6A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W63 | P11/CNTR1 pin function selection bit | 0 | P11 (I/O) / CNTR1 (input) |  |  |
|  |  | 1 | P11 (input) /CNTR1 (I/O) |  |  |
| W62 | CNTR 1 pin output auto-control circuit selection bit | 0 | Output auto-control circuit not selected |  |  |
|  |  | 1 | Output auto-control circuit selected |  |  |
| W61 | Timer 2 <br> INT pin input period count circuit selection bit | 0 | INT pin input period count circuit not selected |  |  |
|  |  | 1 | INT pin input period count circuit selected |  |  |
| W60 | CNTR1 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |

[^2]|  | A/D control register Q1 | at reset : 00002 |  |  |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAQ1/TQ1A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q13 | A/D operation mode selection bit | 0 |  | A/D conversion mode |  |  |  |
|  |  | 1 |  | Comparator mode |  |  |  |
| Q12 | Analog input pin selection bits | Q12 | Q11 | Q10 | Selected pins |  |  |
|  |  | 0 | 0 | 0 | Aino |  |  |
|  |  | 0 | 0 | 1 | AIN1 |  |  |
|  |  | 0 | 1 | 0 | AIN2 |  |  |
| Q11 |  | 0 | 1 | 1 | AIN3 |  |  |
|  |  | 1 | 0 | 0 | AIN4 |  |  |
| Q10 |  | 1 | 0 | 1 | AIN5 |  |  |
|  |  | 1 | 1 | 0 | Not available |  |  |
|  |  | 1 | 1 | 1 | Not available |  |  |


| Serial interface control register J1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAJ1/TJ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J13 | Serial interface synchronous clock selection bits | J13 | J12 | Synchronous clock |  |  |
|  |  | 0 | 0 | Instruction clock (INSTCK) divided by 8 |  |  |
|  |  | 0 | 1 | Instruction clock (INSTCK) divided by 4 |  |  |
| J12 |  | 1 | 0 | Instruction clock (INSTCK) divided by 2 |  |  |
|  |  | 1 | 1 | External clock (SCK input) |  |  |
| J11 | Serial interface port function selection bits | J11 | J10 | Port function |  |  |
|  |  | 0 | 0 | P00, P01, P02 selected/SIn, Sout, Sck not selected |  |  |
|  |  | 0 | 1 | P00, Sout, Sck selected/Sin, P01, P02 not selected |  |  |
| J10 |  | 1 | 0 | SIN, P01, Sck selected/P00, Sout, P02 not selected |  |  |
|  |  | 1 | 1 | SIN, Sout, Sck selected/P00, P01, P02 not selected |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAKO/TKOA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Port P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Port P02 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Port P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Port P0o key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register K1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK1/TK1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| K13 | Port P13 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
|  | Port P12 key-on wakeup <br> control bit | 1 | Key-on wakeup used |  |  |
| K11 | Port P11 key-on wakeup <br> control bit | 1 | Key-on wakeup not used |  |  |
|  | Port P10 key-on wakeup wakeup used <br> control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register K2 |  | at reset :00002 |  | at RAM back-up : state retained | R/W <br> TAK2/TK2A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| K23 | Port D3 key-on wakeup <br> control bit | 0 | Key-on wakeup not used |  |  |
| K22 | Port D2 key-on wakeup <br> control bit | 1 | Key-on wakeup used |  |  |
| K21 | Port P21 key-on wakeup <br> control bit | 1 | Key-on wakeup not used |  |  |
|  | Port P20 key-on wakeup used <br> control bit | 0 | Key-on wakeup not used |  |  |
|  | 1 | Key-on wakeup used |  |  |  |


| Key-on wakeup control register L1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAL1/TL1A |
| :---: | :---: | :---: | :--- | :--- | :--- |
| L13 | Ports P10-P13 return condition selection <br>  <br> bit | 0 | Return by level |  |  |
|  | Ports P10-P13 valid waveform/ <br> level selection bit | 0 | Return by edge |  |  |
| L11 | INT pin <br> return condition selection bit | 1 | Ralling waveform/"L" level |  |  |
|  | INT pin <br> key-on waveform/"H" level |  |  |  |  |
|  |  | 0 | Return by level |  |  |

[^3]| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAPU0/TPUOA |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU03 | Port P03 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
| PU02 | Port P02 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |  |
|  | Port P01 pull-up transistor <br> control bit | 1 | Pull-up transistor OFF |  |  |
| PU00 | Port P00 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
|  |  | 0 | Pull-up transistor OFF | Pull-up transistor ON |  |


| Pull-up control register PU1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAPU1/TPU1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU13 | Port P13 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  | Port P12 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |  |
| PU11 | Port P11 pull-up transistor <br> control bit | 1 | Pull-up transistor OFF |  |  |
|  | Port P10 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |


| Pull-up control register PU2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAPU2/TPU2A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU23 | Port D3 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  | Port D2 pull-up transistor <br> control bit | 0 | Pull-up transistor ON |  |  |
| PU21 | Port P21 pull-up transistor <br> control bit | 1 | Pull-up transistor OFF |  |  |
|  | Port P20 pull-up transistor <br> control bit | 0 | Pull-up transistor ON OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

| Port output structure control register FR0 |  | at reset : 00002 |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- |
| FR03 | Port P03 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |
| FR02 | Port P02 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |
| FR01 | Port P01 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |
| FR00 | Port P00 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |


| Port output structure control register FR1 |  | at reset : 00002 |  | at RAM back-up : state retained | W <br> TFR1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| FR13 | Port P13 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR11 | Port P11 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 0 | CMOS output |  |  |
|  |  | 1 | N-channel open-drain output |  |  |
|  |  | 0 | CMOS output |  |  |


| Port output structure control register FR2 |  | at reset : 00002 |  | at RAM back-up : state retained | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| FR22 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| FR21 | Port P21 output structure selection bit | 0 | N -channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR20 | Port P2o output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |


| Port output structure control register FR3 |  | at reset : 00002 |  | at RAM back-up : state retained | $\begin{gathered} \text { W } \\ \text { TFR3A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR33 | Port D3 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR32 | Port D2 output structure selection bit | 0 | N -channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR31 | Port D1 output structure selection bit | 0 | N -channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR30 | Port Do output structure selection bit | 0 | N -channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |


| Port output structure control register C1 |  | at reset : 00002 |  | at power down : state retained | W <br> TC1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| C13 | Port D5 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| C12 | Port D4 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| C10 | Port P30 output structure selection bit | 1 | N-channel open-drain output |  |  |
|  |  | 0 | CMOS output |  |  |

[^4]
## INSTRUCTIONS

Each instruction is described as follows;
(1) Index list of instruction function
(2) Machine instructions (index by alphabet)
(3) Machine instructions (index by function)
(4) Instruction code table

## SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| A | Register A (4 bits) | RPS | Prescaler reload register (8 bits) |
| B | Register B (4 bits) | R1L | Timer 1 reload register (8 bits) |
| DR | Register D (3 bits) | R1H | Timer 1 reload register (8 bits) |
| E | Register E (8 bits) | R2L | Timer 2 reload register (8 bits) |
| Q1 | A/D control register Q1 (4 bits) | R2H | Timer 2 reload register (8 bits) |
| V1 | Interrupt control register V1 (4 bits) | PS | Prescaler |
| V2 | Interrupt control register V2 (4 bits) | T1 | Timer 1 |
| 11 | Interrupt control register I1 (4 bits) | T2 | Timer 2 |
| W1 | Timer control register W1 (4 bits) | T1F | Timer 1 interrupt request flag |
| W2 | Timer control register W2 (4 bits) | T2F | Timer 2 interrupt request flag |
| W5 | Timer control register W5 (4 bits) | WDF1 | Watchdog timer flag |
| W6 | Timer control register W6 (4 bits) | WEF | Watchdog timer enable flag |
| FR0 | Port output structure control register FR0 (4 bits) | INTE | Interrupt enable flag |
| FR1 | Port output structure control register FR1 (4 bits) | EXFO | External 0 interrupt request flag |
| FR2 | Port output structure control register FR2 (4 bits) | $P$ | Power down flag |
| FR3 | Port output structure control register FR3 (4 bits) | ADF | A/D conversion completion flag |
| C1 | Port output structure control register C1 (4 bits) | SIOF | Serial interface transmit/receive completion flag |
| J1 | Serial interface control register J1 (4 bits) |  |  |
| MR | Clock control register MR (4 bits) | D | Port D (6 bits) |
| K0 | Key-on wakeup control register K0 (4 bits) | P0 | Port P0 (4 bits) |
| K1 | Key-on wakeup control register K1 (4 bits) | P1 | Port P1 (4 bits) |
| K2 | Key-on wakeup control register K2 (4 bits) | P2 | Port P2 (2 bits) |
| L1 | Key-on wakeup control register L1 (4 bits) | P3 | Port P3 (2 bits) |
| PU0 | Pull-up control register PU0 (4 bits) |  |  |
| PU1 | Pull-up control register PU1 (4 bits) | x | Hexadecimal variable |
| PU2 | Pull-up control register PU2 (4 bits) | y | Hexadecimal variable |
| X | Register X (4 bits) | z | Hexadecimal variable |
| Y | Register Y (4 bits) | p | Hexadecimal variable |
| Z | Register Z (2 bits) | n | Hexadecimal constant |
| DP | Data pointer (10 bits) | i | Hexadecimal constant |
|  | (It consists of registers $\mathrm{X}, \mathrm{Y}$, and Z ) |  | Hexadecimal constant |
| PC | Program counter (14 bits) | $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Binary notation of hexadecimal variable A |
| PCH | High-order 7 bits of program counter |  | (same for others) |
| PCL | Low-order 7 bits of program counter |  |  |
| SK | Stack register (14 bits $\times 8$ ) | $\leftarrow$ | Direction of data movement |
| SP | Stack pointer (3 bits) | $\leftrightarrow$ | Data exchange between a register and memory |
| CY | Carry flag | ? | Decision of state shown before "?" |
|  |  | ( ) | Contents of registers and memories |
|  |  | - | Negate, Flag unchanged after executing instruction |
|  |  | M(DP) | RAM address pointed by the data pointer |
|  |  | a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
|  |  | p, a | Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p6 p5 p4 p3 p2 p1 po |
|  |  | C | Hex. C + Hex. number x (also same for others) |
|  |  | + |  |
|  |  | x |  |

Note : The 4509 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2 . Accordingly, the
number of cycles does not change even if skip is not performed. However, the cycle count becomes " 1 " if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION


Note: p is 0 to 31 .

INDEX LIST OF INSTRUCTION FUNCTION (continued)


Note: p is 0 to 31 .

INDEX LIST OF INSTRUCTION FUNCTION (continued)


INDEX LIST OF INSTRUCTION FUNCTION (continued)


Note: The SVDE instruction can be used only in the H version.

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)



## ADST (A/D conversion STart)



## AM (Add accumulator and Memory)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 0 | A |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 16 | 1 | 1 | - | - |

Operation: $\quad(A) \leftarrow(A)+(M(D P))$

Grouping: Arithmetic operation
Description: Adds the contents of M(DP) to register A. Stores the result in register $A$. The contents of carry flag CY remains unchanged.

AMC (Add accumulator, Memory and Carry)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})$ AND $(\mathrm{M}(\mathrm{DP}))$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | Arithmetic operation |  |  |
| Description: | Takes the AND operation between the con- <br> tents of register A and the contents of <br>  | $M(D P)$, and stores the result in register $A$. |  |



B a (Branch to address a)

BL p, a (Branch Long to address a in page p )


BLA p (Branch Long to address (D) + (A) in page p)


Operation: $\quad(\mathrm{PCH}) \leftarrow \mathrm{p}$
$(\mathrm{PCL}) \leftarrow\left(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A}_{3}-\mathrm{A} 0\right)$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 2 | 2 | - | - |
| Grouping: | Branch operation |  |  |
| Description: | Branch out of a page : Branches to address <br> (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by <br> registers D and A in page p. |  |  |
| Note: | p is 0 to 31. |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| Instruction code | D9 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | a6 |
| Operation: | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ |  |  |  |
|  | $(\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC})$ |  |  |  |
|  | $(\mathrm{PCH}) \leftarrow 2$ |  |  |  |
|  | $(\mathrm{PCL}) \leftarrow \mathrm{a}-\mathrm{a} 0$ |  |  |  |

BML p, a (Branch and Mark Long to address a in page p)


BMLA p (Branch and Mark Long to address (D) + (A) in page p)


Operation: $\quad(S P) \leftarrow(S P)+1$
$(\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC})$
$(\mathrm{PCH}) \leftarrow \mathrm{p}$
$(\mathrm{PCL}) \leftarrow\left(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A}_{3}-\mathrm{A} 0\right)$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 2 | 2 | - | - |
| Grouping: | Subroutine call operation |  |  |
| Description: | Call the subroutine : Calls the subroutine at address (DR2 DR1 DRo A3 A2 A1 Ao)2 specified by registers $D$ and $A$ in page $p$. |  |  |
| Note: | p is 0 to 31 . |  |  |
|  | Be careful not to over the stack because the maximum level of subroutine nesting is 8 . |  |  |

CLD (CLear port D)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |

Grouping: Arithmetic operation
Description: Stores the one's complement for register A's contents in register A.

## CRCK (Clock select: Rc oscillation ClocK)



DEY (DEcrement register Y)


DI (Disable Interrupt)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP1 (Input Accumulator from port P1)


IAP2 (Input Accumulator from port P2)


IAP3 (Input Accumulator from port P3)


## INY (INcrement register Y)

| Instruction | D9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| code |  | | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

[^5]| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | $(Y)=0$ |
| Grouping: | RAM addresses |  |  |
| Description: | Adds 1 to the contents of register Y. As a re- <br> sult of addition, when the contents of <br> register $Y$ is 0 , the next instruction is <br> skipped. When the contents of register $Y$ is <br> not 0, the next instruction is executed. |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## LA n (Load n in Accumulator)



LXY x, y (Load register $X$ and $Y$ with $x$ and $y$ )


LZ z (Load register Z with z)

| Instruction code | D9 |  |  |  |  |  |  | Do |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 21 | $z 0$ | 0 | 4 | 8 <br> +2 <br> 16 |

$$
\text { Operation: } \quad(Z) \leftarrow z z=0 \text { to } 3
$$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | RAM addresses |  |  |
| Description | Loads the value $z$ in the immediate field to register $Z$. |  |  |


| NOP (No | Per |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | D9 |  |  |  |  |  |  |  |  | D |  |  |  |
| code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |

[^6]| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | Other operation |  |  |
| Description: | No operation; Adds 1 to program counter <br> value, and others remain unchanged. |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



OP2A (Output port P2 from Accumulator)


OP3A (Output port P3 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OR (logical OR between accumulator and memory)


POF (Power OFF)


RAR (Rotate Accumulator Right)


## RB j (Reset Bit)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



RD (Reset port D specified by register Y)


RT (ReTurn from subroutine)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  | 0 | 4 | 416 |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Return operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Returns from subroutine to the routine called the subroutine. |  |  |

RTI (ReTurn from Interrupt)


MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| RTS (ReTurn from subroutine and Skip) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of <br> cycles <br> 2 | Flag CY | Skip condition <br> Skip at uncondition |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $1{ }_{2}$ | 0 | 4 | $5{ }_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & (P C) \leftarrow(S K(S P)) \\ & (S P) \leftarrow(S P)-1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Return operation <br> Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: |  |  |  |  |  |
| RUPT (Reset UPT flag) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |  | 0 | 5 | $8{ }_{16}$ |  |  |  |  |
| Operation: | $($ UPTF) $\leftarrow 0$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description | Other operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Clears (0) to the high-order bit reference enable flag UPTF. |  |  |



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)


SEA n (Skip Equal, Accumutaror with immediat datan)

SEA n (Skip Equal, Accumulator with immediate data n)


| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 2 | 2 | - | (A) $=\mathrm{n}$ |
| Grouping: | Comparison operation |  |  |
| Description:Skips the next instruction when the con- <br> tents of register A is equal to the value n in <br> the immediate field. <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> Executes the next instruction when the con- <br> tents of register A is not equal to the value n <br> in the immediate field. |  |  |  |

SEAM (Skip Equal, Accumulator with Memory)


SNZO (Skip if Non Zero condition of external 0 interrupt request flag)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZAD (Skip if Non Zero condition of A/D conversion completion flag)


SNZIO (Skip if Non Zero condition of external 0 Interrupt input pin)


SNZP (Skip if Non Zero condition of Power down flag)


SNZSI (Skip if Non Zero condition of Serial Interface interrupt request flag)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)


SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)


## SRST (System ReSet)



SST (Serial interface transmission/reception STart)


MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)
SUPT (Set UPT flag)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { Number of } \\ \text { words } \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |  | 0 | 5 | $9{ }_{16}$ | $\qquad$ | cycles <br> 1 |  |  |
| Operation: | $($ UPTF) $\leftarrow 1$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description: | Other operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Sets (1) to <br> able flag instruction order 2 transferre ter D. | the highUPTF. Wh (TABP p) ts of ROM to the low | bit reference enhe table reference executed, the highreference data is der 2 bits of regis- |

SVDE (Set Voltage Detector Enable flag)


SZB j (Skip if Zero, Bit)


Operation: $\quad(\mathrm{Mj}(\mathrm{DP}))=0$ ?
$\mathrm{j}=0$ to 3

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | $(M j(D P))=0$ <br> $j=0$ to 3 |
| Grouping: | Bit operation |  |  |
| Description: | Skips the next instruction when the con- <br> tents of bit $j$ (bit specified by the value j in <br> the immediate field) of $M(D P)$ is "0." |  |  |
|  | Executes the next instruction when the con- <br> tents of bit $j$ of $M(D P)$ is "1."" |  |  |

SZC (Skip if Zero, Carry flag)


Operation: $\quad(C Y)=0$ ?

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | (CY) $=0$ |
| Grouping: | Arithmetic operation |  |  |
| Description:Skips the next instruction when the con- <br> tents of carry flag CY is "0." <br>  <br>  <br>  <br>  <br>  <br>  <br> After skipping, the CY flag remains un- <br> changed. <br> Executes the next instruction when the con- <br> tents of the CY flag is "1." |  |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| Instruction code | D9 |  |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 | 2 | - | $\begin{aligned} & (D(Y))=0 \\ & (Y)=0 \text { to } 5 \end{aligned}$ |
|  | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $1{ }_{2}$ | 0 | 2 | B ${ }_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{D}(\mathrm{Y}))=0 \text { ? } \\ & (\mathrm{Y})=0 \text { to } 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Skips the next instruction when a bit of port D specified by register Y is " 0 ." Executes the next instruction when the bit is " 1 ." <br> Note: $(Y)=0 \text { to } 5 .$ <br> Do not execute this instruction if values except above are set to register Y . |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

T1AB (Transfer data to timer 1 and register R1L from Accumulator and register B)


T1HAB (Transfer data to register R1H from Accumulator and register B)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $0{ }_{2}$ | 2 | 9 | $2{ }_{16}$ | words | cycles <br> 1 | - |  |
| Operation: | $\begin{aligned} & \left(\mathrm{R} 1 \mathrm{H} 7-\mathrm{R} 1 \mathrm{H}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{R} 1 \mathrm{H}_{3}-\mathrm{R} 1 \mathrm{H}_{0}\right) \leftarrow(\mathrm{A}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description: | Timer operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers high-order R1H. Tran the low-ord ter R1H. | he conte 4 bits of fers the er 4 bits | fregister $B$ to the 1 reload register nts of register A to mer 1 reload regis- |  |

T1R1L (Transfer data to timer 1 from register R1L)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T2AB (Transfer data to timer 2 and register R2L from Accumulator and register B)


T2HAB (Transfer data to register R2H from Accumulator and register B)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | 2 | 9 | 4 |  |  |  |  |  |
| Operation: | $\begin{aligned} & \left(\mathrm{R}_{2 \mathrm{H}}^{7}-\mathrm{R} 2 \mathrm{H}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{R}_{3} 3-\mathrm{R} 2 \mathrm{H} 0\right) \leftarrow(\mathrm{A}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Timer operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H. |  |  |

T2R2L (Transfer data to timer 2 from register R2L)


TAB (Transfer data to Accumulator from register B)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB1 (Transfer data to Accumulator and register B from timer 1)

| Instruction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| D9 <br> code | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 2 | 7 | 0 | 16 | Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |

Operation:
(B) $\leftarrow(\mathrm{T} 17-\mathrm{T} 14)$
$(\mathrm{A}) \leftarrow(\mathrm{T} 13-\mathrm{T} 10)$

Grouping: Timer operation
Description: Transfers the high-order 4 bits (T17-T14) of timer 1 to register B.
Transfers the low-order 4 bits (T13-T10) of timer 1 to register A.

TAB2 (Transfer data to Accumulator and register B from timer 2)


TABAD (Transfer data to Accumulator and register B from register AD)


TABE (Transfer data to Accumulator and register B from register E)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| TABP $p$ (Tr <br> Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words |  | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 1 | 0 | 0 | p4 |  | p2 | p1 | p0 2 | 0 | + $\begin{gathered}8 \\ +\mathrm{p}\end{gathered}$ |  |  |  |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \end{aligned}$ |  |  |  |  |  |  |  | Grouping: Arithmetic operation |  |  | Arithmetic operation |  |  |  |  |  |  |  |
|  | $\begin{aligned} & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A} 3-\mathrm{A}) \\ & (\mathrm{B}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 7-4 \\ & (\mathrm{~A}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 3-0 \\ & (\mathrm{UPTF}) \leftarrow 1 \\ & (\mathrm{DR} 1, \mathrm{DR} 0) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 9,8 \\ & (\mathrm{DR} 2) \leftarrow 0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABPS (Transfer data to Accumulator and register B from Pre-Scaler)


TABSI (Transfer data to Accumulator and register B from register SI)

Operation: $\quad(B) \leftarrow(\mathrm{S} \mid 7-\mathrm{Sl} 4) \quad(\mathrm{A}) \leftarrow(\mathrm{S} \mid 3-\mathrm{Slo})$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | Serial interface operation |  |  |
| Description:Transfers the high-order 4 bits of serial inter- <br> face register SI to register B, and transfers <br> the low-order 4 bits of serial interface regis- <br> ter SI to register A. |  |  |  |

TAD (Transfer data to Accumulator from register D)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TADAB (Transfer data to register AD from Accumulator from register B)



TAI1 (Transfer data to Accumulator from register I1)


TAJ1 (Transfer data to Accumulator from register J1)


TAK0 (Transfer data to Accumulator from register K0)


MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)
TAK1 (Transfer data to Accumulator from register K1)


TAK2 (Transfer data to Accumulator from register K2)


TAL1 (Transfer data to Accumulator from register L1)

Operation: $\quad(A) \leftarrow(L 1)$

Grouping: - Input/Qutput operatio
Description: Transfers the contents of key-on wakeup control register L 1 to register A .

TALA (Transfer data to Accumulator from register LA)


Operation: $\quad\left(A_{3}, A_{2}\right) \leftarrow(A D 1, A D 0)$
$\left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow 0$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | A/D conversion operation |  |  |
| Description: | Transfers the low-order 2 bits (AD1, AD0) of <br> register AD to the high-order 2 bits (A3, A2) <br> of register A. "0" is stored to the low-order 2 <br> bits (A1, Ao) of register A. |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAM j (Transfer data to Accumulator from Memory)


TAMR (Transfer data to Accumulator from register MR)


TAPU0 (Transfer data to Accumulator from register PU0)


TAPU1 (Transfer data to Accumulator from register PU1)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAPU2 (Transfer data to Accumulator from register PU2)


TAQ1 (Transfer data to Accumulator from register Q1)


TASP (Transfer data to Accumulator from Stack Pointer)


TAV1 (Transfer data to Accumulator from register V1)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TAV2 (Transfer data to Accumulator from register V2)



TAW1 (Transfer data to Accumulator from register W1)


TAW2 (Transfer data to Accumulator from register W2)


TAW5 (Transfer data to Accumulator from register W5)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW6 (Transfer data to Accumulator from register W6)


TAX (Transfer data to Accumulator from register X)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number ofwords | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  | 0 | 5 | $2{ }_{16}$ |  |  |  |  |
| Operation: | $(\mathrm{A}) \leftarrow(\mathrm{X})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Transfers the contents of register X to register A . |  |  |

TAY (Transfer data to Accumulator from register Y)


TAZ (Transfer data to Accumulator from register Z)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TBA (Transfer data to register B from Accumulator)


TC1A (Transfer data to register C1 from Accumulator)


TDA (Transfer data to register D from Accumulator)


TEAB (Transfer data to register E from Accumulator and register B)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TFROA (Transfer data to register FR0 from Accumulator)


TFR1A (Transfer data to register FR1 from Accumulator)


TFR2A (Transfer data to register FR2 from Accumulator)


TFR3A (Transfer data to register FR3 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TI1A (Transfer data to register I1 from Accumulator)


TJ1A (Transfer data to register J1 from Accumulator)


TK0A (Transfer data to register K0 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | 2 | 1 | B ${ }_{16}$ |  |  |  |  |
| Operation: | $(\mathrm{KO}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Input/Output operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register A to keyon wakeup control register KO. |  |  |

## TK1A (Transfer data to register K1 from Accumulator)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TK2A (Transfer data to register K2 from Accumulator)


TL1A (Transfer data to register L1 from Accumulator)


TMA j (Transfer data to Memory from Accumulator)


TMRA (Transfer data to register MR from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | 2 | 1 | 6 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{MR}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description: | Clock operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers control reg | he conten ster MR. | register A to clock |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPAA (Transfer data to register PA from Accumulator)


TPSAB (Transfer data to Pre-Scaler and register RPS from Accumulator and register B)


TPU0A (Transfer data to register PU0 from Accumulator)


TPU1A (Transfer data to register PU1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TPU2A (Transfer data to register PU2 from Accumulator)



TQ1A (Transfer data to register Q1 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 | 0 | 4 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $($ Q1) $\leftarrow($ A) |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | A/D conversion operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the conten control register Q1. |  | of register A to |

## TRGA (Transfer data to register RG from Accumulator)



TSIAB (Transfer data to register SI from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TV1A (Transfer data to register V1 from Accumulator)

| Instruction |
| :--- |
| D9 <br> code |

Operation: $\quad(\mathrm{V} 1) \leftarrow(\mathrm{A})$

TV2A (Transfer data to register V2 from Accumulator)


TW1A (Transfer data to register W1 from Accumulator)


TW2A (Transfer data to register W2 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW5A (Transfer data to register W5 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number ofwords | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  | 2 | 1 | 216 |  |  |  |  |
| Operation: | $($ W 5$) \leftarrow$ (A) |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Timer operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register A to timer control register W5. |  |  |

TW6A (Transfer data to register W6 from Accumulator)


TYA (Transfer data to register Y from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  | C 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 0 | 0 |  |  |  |  |  |
| Operation: | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Transfers ter Y . | he content | register A to r |

## WRST (Watchdog timer ReSeT)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

XAM j (eXchange Accumulator and Memory data)


XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)


XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)


MACHINE INSTRUCTIONS (INDEX BY TYPES)


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - - - - - - - - | - - - - - - - - - - - | Transfers the contents of register $B$ to register $A$. <br> Transfers the contents of register $A$ to register $B$. <br> Transfers the contents of register Y to register A . <br> Transfers the contents of register A to register Y. <br> Transfers the contents of register $B$ to the high-order 4 bits ( $E_{7-E 4 \text { ) of register } E \text {, and the contents of regis- }}$ ter $A$ to the low-order 4 bits ( $\mathrm{E} 3-\mathrm{E} 0$ ) of register E . <br> Transfers the high-order 4 bits (E7-E4) of register E to register B, and low-order 4 bits of register E to register A. <br> Transfers the contents of the low-order 3 bits ( $\mathrm{A} 2-\mathrm{A} 0$ ) of register A to register D . <br> Transfers the contents of register $D$ to the low-order 3 bits ( $A 2-A 0$ ) of register $A$. " 0 " is stored to the bit $3(\mathrm{~A} 3)$ of register A . <br> Transfers the contents of register $Z$ to the low-order 2 bits ( $\mathrm{A} 1, \mathrm{~A} 0$ ) of register A . " 0 " is stored to the high-order 2 bits ( $\mathrm{A} 3, \mathrm{~A} 2$ ) of register A . <br> Transfers the contents of register X to register A . <br> Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register A. " 0 " is stored to the bit $3(\mathrm{~A} 3)$ of register A . |
| Continuous description $\qquad$ $(Y)=0$ $(Y)=15$ | - - - - - | Loads the value x in the immediate field to register X , and the value y in the immediate field to register Y . When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. <br> Loads the value $z$ in the immediate field to register $Z$. <br> Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. When the contents of register Y is not 0 , the next instruction is executed. <br> Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15 , the next instruction is executed. |
| $(Y)=15$ $(Y)=0$ | - - - - - - | After transferring the contents of $M(D P)$ to register $A$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . <br> After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value j in the immediate field, and stores the result in register $X$. <br> After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. <br> Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15 , the next instruction is executed. <br> After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. <br> Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. when the contents of register $Y$ is not 0 , the next instruction is executed. <br> After transferring the contents of register $A$ to $M(D P)$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Paramete <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  | $\stackrel{\square}{\circ}$ | $\stackrel{\square}{\circ}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation | $\frac{0}{E}$ | 会 |  |
|  | LA n | 0 0 | 0 0 | 0 1 | 1 0 | 1 0 | 1 <br> p4 | n <br> p3 | n <br> p2 | n <br> p1 | $n$ po | $\begin{aligned} & 07 \mathrm{n} \\ & 0 \underset{+p}{ } \mathrm{p} \end{aligned}$ | 1 1 | 1 3 | $\begin{aligned} & (\mathrm{A}) \leftarrow \mathrm{n} \\ & \mathrm{n}=0 \text { to } 15 \\ & \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow \mathrm{p}(\mathrm{Note}) \\ & (\mathrm{PCL}) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A} 3-\mathrm{A} 0) \\ & (\mathrm{B}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 7-4 \\ & (\mathrm{~A}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 3-0 \\ & (\mathrm{UPTF})=1 \\ & (\mathrm{DR} 1, \mathrm{DRo}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 9,8 \\ & (\mathrm{DR} 2) \leftarrow 0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |
|  | AM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 0 A | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{M}(\mathrm{DP}))$ |
|  | AMC | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 1 | 0 O B | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{M}(\mathrm{DP}))+(\mathrm{CY}) \\ & (\mathrm{CY}) \leftarrow \text { Carry } \end{aligned}$ |
|  | A n | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n | 06 n | 1 | 1 | $\begin{aligned} & (A) \leftarrow(A)+n \\ & n=0 \text { to } 15 \end{aligned}$ |
|  | AND | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $0 \quad 18$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{AND}(\mathrm{M}(\mathrm{DP}))$ |
|  | OR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 019 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}(\mathrm{M}(\mathrm{DP}))$ |
|  | SC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\begin{array}{lll}0 & 0 & 7\end{array}$ | 1 | 1 | $(\mathrm{CY}) \leftarrow 1$ |
|  | RC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 | 1 | 1 | $(\mathrm{CY}) \leftarrow 0$ |
|  | SZC | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 02 F | 1 | 1 | $(\mathrm{CY})=0$ ? |
|  | CMA | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 016 | 1 | 1 | $(\mathrm{A}) \leftarrow(\overline{\mathrm{A}})$ |
|  | RAR | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 1 | 018 | 1 | 1 | $\rightarrow \mathrm{CY} \rightarrow \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ |
|  | SB j | 0 | 0 | 0 | 1 | 0 |  |  | 1 |  | j | $\begin{array}{lll} 0 & 5 & C \\ & \\ +j \end{array}$ | 1 | 1 | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 1 \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | RB j | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | j | $\begin{array}{lll} 0 & 4 & C \\ +j \end{array}$ | 1 | 1 | $\begin{aligned} & (M j(D P)) \leftarrow 0 \\ & j=0 \text { to } 3 \end{aligned}$ |
|  | SZB j | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | J | j | 02 j | 1 | 1 | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP}))=0 ? \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | SEAM | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 026 | 1 | 1 | $(\mathrm{A})=(\mathrm{M}(\mathrm{DP}))$ ? |
|  | SEA $n$ | 0 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $0$ $1$ | $1$ $1$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 0 <br> n | 1 <br> n | 0 <br> n | 1 <br> n |  | 2 | 2 | $\begin{aligned} & (\mathrm{A})=\mathrm{n} ? \\ & \mathrm{n}=0 \text { to } 15 \end{aligned}$ |

Note : p is 0 to 31 .

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| Continuous description | - | Loads the value n in the immediate field to register A . <br> When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. <br> Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DRo A3 A2 A1 A0)2 specified by registers A and D in page $p$. When UPTF is 1, Transfers bits 9,8 to the low-order 2 bits (DR1, DRo) of register D, and "0" is stored to the least significant bit (DR2) of register D. <br> When this instruction is executed, 1 stage of stack register (SK) is used. |
| - | - | Adds the contents of $M(D P)$ to register $A$. Stores the result in register A. The contents of carry flag CY remains unchanged. |
| - | 0/1 | Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY. |
| Overflow $=0$ | - | Adds the value n in the immediate field to register A , and stores a result in register A . The contents of carry flag CY remains unchanged. <br> Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation. |
| - | - | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| - | - | Takes the OR operation between the contents of register $A$ and the contents of $M(D P)$, and stores the result in register $A$. |
| - | 1 | Sets (1) to carry flag CY. |
| - | 0 | Clears (0) to carry flag CY. |
| $(C Y)=0$ | - | Skips the next instruction when the contents of carry flag CY is "0." |
| - | - | Stores the one's complement for register A's contents in register A. |
| - | 0/1 | Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right. |
| - | - | Sets (1) the contents of bit $j$ (bit specified by the value $j$ in the immediate field) of M(DP). |
|  | - | Clears (0) the contents of bit $j$ (bit specified by the value $j$ in the immediate field) of $M(D P)$. |
| $\begin{gathered} (M j(D P))=0 \\ j=0 \text { to } 3 \end{gathered}$ | - | Skips the next instruction when the contents of bit $j$ (bit specified by the value $j$ in the immediate field) of $\mathrm{M}(\mathrm{DP})$ is " 0 ." <br> Executes the next instruction when the contents of bit j of $\mathrm{M}(\mathrm{DP})$ is " 1. ." |
| $(A)=(M(D P))$ | - | Skips the next instruction when the contents of register $A$ is equal to the contents of $M(D P)$. Executes the next instruction when the contents of register $A$ is not equal to the contents of $M$ (DP). |
| $\begin{gathered} (\mathrm{A})=\mathrm{n} \\ \mathrm{n}=0 \text { to } 15 \end{gathered}$ | - | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. |

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



Note : p is 0 to 31 .

\begin{tabular}{|c|c|c|}
\hline Skip condition \&  \& Datailed description \\
\hline - \& \begin{tabular}{l}
- \\
- \\
\\
\\
- \\
\hline
\end{tabular} \& \begin{tabular}{l}
Branch within a page : Branches to address a in the identical page. \\
Branch out of a page : Branches to address a in page p . \\
Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p .
\end{tabular} \\
\hline \begin{tabular}{c}
- \\
\\
- \\
\hline
\end{tabular} \& -
-
-

- \& | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. |
| :--- |
| Call the subroutine : Calls the subroutine at address a in page p . |
| Call the subroutine : Calls the subroutine at address (DR2 DR1 DRo A3 A2 A1 A0)2 specified by registers and $A$ in page $p$. | <br>

\hline Skip at uncondition \& -
-
-

- \& | Returns from interrupt service routine to main routine. |
| :--- |
| Returns each value of data pointer ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ ), carry flag, skip status, NOP mode status by the continuous de scription of the LA/LXY instruction, register A and register B to the states just before interrupt. |
| Returns from subroutine to the routine called the subroutine. |
| Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. | <br>

\hline
\end{tabular}

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter |  |  |  |  |  |  | struc | ction | code |  |  |  | $\stackrel{\square}{0}$ | $\stackrel{\square}{\circ}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation | $\begin{aligned} & 0 \\ & \underline{E} \\ & \bar{z} \\ & \bar{z} \end{aligned}$ | $\frac{0}{\hat{E}}$ | 边 |
|  | DI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $0 \quad 0 \quad 4$ | 1 | 1 | $(\mathrm{INTE}) \leftarrow 0$ |
|  | El | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 005 | 1 | 1 | $(\mathrm{INTE}) \leftarrow 1$ |
|  | SNZO | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 038 | 1 | 1 | $\begin{aligned} & \mathrm{V} 10=0:(\mathrm{EXFO})=1 ? \\ & (\mathrm{EXFO}) \leftarrow 0 \\ & \mathrm{~V} 10=1: \text { SNZ0 = NOP } \end{aligned}$ |
|  | SNZIO | 0 | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 | 03 A | 1 | 1 | $112=0:($ INT $)=$ "L" ? |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $112=1:($ INT $)=$ "H" ? |
|  | TAV1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $0 \quad 5 \quad 4$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{V} 1)$ |
|  | TV1A | 0 | 0 | 0 | 0 |  | 1 | 1 | 1 | 1 | 1 | 03 F | 1 | 1 | $(\mathrm{V} 1) \leftarrow(\mathrm{A})$ |
|  | TAV2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 055 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{V} 2)$ |
|  | TV2A | 0 | 0 | 0 | 0 |  | 1 | 1 | 1 | 1 | 0 | 03 E | 1 | 1 | $(\mathrm{V} 2) \leftarrow(\mathrm{A})$ |
|  | TAI1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 253 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{l} 1)$ |
|  | TI1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 217 | 1 | 1 | $(\mathrm{l}) \leftarrow(\mathrm{A})$ |
|  | TPAA | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2 A A | 1 | 1 | $(\mathrm{PA} 0) \leftarrow(\mathrm{A} 0)$ |
|  | TAW1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 24 B | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 1)$ |
|  | TW1A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 20 E | 1 | 1 | $(\mathrm{W} 1) \leftarrow(\mathrm{A})$ |
|  | TAW2 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 24 C | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 2)$ |
|  | TW2A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 20 F | 1 | 1 | $(\mathrm{W} 2) \leftarrow(\mathrm{A})$ |
|  | TAW5 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 24 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 5)$ |
|  | TW5A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 212 | 1 | 1 | $(\mathrm{W} 5) \leftarrow(\mathrm{A})$ |
|  | TAW6 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 250 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 6)$ |
|  | TW6A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 213 | 1 | 1 | $(\mathrm{W} 6) \leftarrow(\mathrm{A})$ |
|  | TABPS | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 275 | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{TPS} 7-\mathrm{TPS} 4)$ <br> $(\mathrm{A}) \leftarrow($ TPS $3-$ TPS 0$)$ |
|  | TPSAB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 235 | 1 | 1 | $\begin{aligned} & (\text { RPS7-RPS4 }) \leftarrow(\mathrm{B}) \\ & (\text { TPS7-TPS4 }) \leftarrow(\mathrm{B}) \\ & (\text { RPS3-RPS }) \leftarrow(\mathrm{A}) \\ & (\text { TPS3-TPS }) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 270 | 1 | 1 | $\begin{aligned} & (B) \leftarrow(T 17-T 14) \\ & (A) \leftarrow(T 13-T 10) \end{aligned}$ |
|  | T1AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 230 | 1 | 1 | $\begin{aligned} & (R 1 L 7-R 1 L 4) \leftarrow(B) \\ & (T 17-T 14) \leftarrow(B) \\ & (R 1 L 3-R 1 L 0) \leftarrow(A) \\ & (\mathrm{T} 13-\mathrm{T} 10) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T1HAB | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 292 | 1 | 1 | $\begin{aligned} & (\mathrm{R} 1 \mathrm{H} 7-\mathrm{R} 1 \mathrm{H} 4) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 1 \mathrm{H} 3-\mathrm{R} 1 \mathrm{H} 0) \leftarrow(\mathrm{A}) \end{aligned}$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Clears (0) to interrupt enable flag INTE, and disables the interrupt. |
| - | - | Sets (1) to interrupt enable flag INTE, and enables the interrupt. |
| $\mathrm{V} 10=0:(E X F 0)=1$ | - | When V10 $=0$ : Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is " 1 ." When the EXF0 flag is " 0 ," executes the next instruction. <br> When $\mathrm{V} 10=1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1) |
| $\begin{gathered} (\operatorname{INT})=" L " \\ \text { However, } I 12=0 \end{gathered}$ | - | When $112=0$ : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." |
| $(\text { INT })=\text { " } \mathrm{H} \text { " }$ <br> However, $\mathrm{I} 12=1$ |  | When $112=1$ : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1) |
| - | - | Transfers the contents of interrupt control register V1 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V1. |
| - | - | Transfers the contents of interrupt control register V2 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V2. |
| - | - | Transfers the contents of interrupt control register I1 to register A. |
| - | - | Transfers the contents of register A to interrupt control register I1. |
| - | - | Transfers the contents of register A to timer control register PA. |
| - | - | Transfers the contents of timer control register W1 to register A. |
| - | - | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of timer control register W2 to register A . |
| - | - | Transfers the contents of register A to timer control register W2. |
| - | - | Transfers the contents of timer control register W5 to register A. |
| - | - | Transfers the contents of register A to timer control register W5. |
| - | - | Transfers the contents of timer control register W6 to register A. |
| - | - | Transfers the contents of register A to timer control register W6. |
| - | - | Transfers the high-order 4 bits of prescaler to register $B$. Transfers the low-order 4 bits of prescaler to register A . |
| - | - | Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS. |
| - | - | Transfers the high-order 4 bits (T17-T14) of timer 1 to register B. Transfers the low-order 4 bits (T13-T10) of timer 1 to register A. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1L. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1L. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R 1 H . Transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1H. |


| Paramete <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ds | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TAB2 |  |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 271 | 1 | 1 | $\begin{aligned} & (\mathrm{B}) \leftarrow(\mathrm{T} 27-\mathrm{T} 24) \\ & (\mathrm{A}) \leftarrow(\mathrm{T} 23-\mathrm{T} 20) \end{aligned}$ |
|  | T2AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 231 | 1 | 1 | $\begin{aligned} & (\text { R2L7-R2L4 }) \leftarrow(\mathrm{B}) \\ & (\mathrm{T} 27-\mathrm{T} 24) \leftarrow(\mathrm{B}) \\ & (\mathrm{R2L3-R2Lo)} \leftarrow(\mathrm{~A}) \\ & (\mathrm{T} 23-\mathrm{T} 20) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T2HAB | 1 | 0 | 1 | 0 | 0 |  | 0 |  | 0 | 0 | 294 | 1 | 1 | $\begin{aligned} & \left(\mathrm{R} 2 \mathrm{H}_{7}-\mathrm{R}_{2} \mathrm{H}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{R} 2 \mathrm{H}_{3}-\mathrm{R} 2 \mathrm{H} 0\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T1R1L | 1 | 0 | 1 | 0 |  |  | 0 | 1 | 1 | 1 | 2 A 7 | 1 | 1 | $(\mathrm{T} 1) \leftarrow(\mathrm{R} 1 \mathrm{~L})$ |
|  | T2R2L | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 295 | 1 | 1 | $(\mathrm{T} 2) \leftarrow(\mathrm{R} 2 \mathrm{~L})$ |
|  | SNZT1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | 0 | 0 | $280$ | 1 | 1 | $\begin{aligned} & \mathrm{V} 12=0:(\mathrm{T} 1 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 1 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 12=1: \mathrm{SNZT} 1=\mathrm{NOP} \end{aligned}$ |
|  | SNZT2 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 281 | 1 | 1 | $\begin{aligned} & \mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 2 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 13=1: \mathrm{SNZT} 2=\mathrm{NOP} \end{aligned}$ |
|  | IAPO | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 260 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ |
|  | OPOA | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 220 | 1 | 1 | $(\mathrm{P} 0) \leftarrow(\mathrm{A})$ |
|  | IAP1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 261 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 1)$ |
|  | OP1A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 221 | 1 | 1 | $(\mathrm{P} 1) \leftarrow(\mathrm{A})$ |
|  | IAP2 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 262 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow(\mathrm{P} 21, \mathrm{P} 20) \\ & \left(\mathrm{A} 3, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | OP2A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 222 | 1 | 1 | $(\mathrm{P} 21, \mathrm{P} 20) \leftarrow\left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right)$ |
|  | IAP3 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 263 | 1 | 1 | $\begin{aligned} & (\mathrm{A} 1, \mathrm{~A} 0) \leftarrow(\mathrm{P} 31, \mathrm{P} 30) \\ & (\mathrm{A} 3, \mathrm{~A} 2) \leftarrow 0 \end{aligned}$ |
|  | OP3A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 223 | 1 | 1 | $(\mathrm{P} 31, \mathrm{P} 30) \leftarrow\left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right)$ |
|  | CLD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{lll}0 & 1 & 1\end{array}$ | 1 | 1 | (D) $\leftarrow 1$ |
|  | RD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 014 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 0 \\ & (\mathrm{Y})=0 \text { to } 5 \end{aligned}$ |
|  | SD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 1 5 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 1 \\ & (\mathrm{Y})=0 \text { to } 5 \end{aligned}$ |
|  | SZD | 0 | 0 <br> 0 | 0 <br> 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $1$ $1$ | 0 <br> 0 | $0$ $1$ | $1$ $0$ | $0$ $1$ | 0 <br> 1 | $\begin{array}{lll} 0 & 2 & 4 \\ 0 & 2 & B \end{array}$ | 2 | 2 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y}))=0 ? \\ & (\mathrm{Y})=0 \text { to } 5 \end{aligned}$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| $\mathrm{V} 12=0:(\mathrm{T} 1 \mathrm{~F})=1$ $\mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1$ | - - - - - - - - | Transfers the high-order 4 bits (T27-T24) of timer 2 to register $B$. <br> Transfers the low-order 4 bits (T23-T20) of timer 2 to register A. <br> Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L. <br> Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H. <br> Transfers the contents of timer 1 reload register R1L to timer 1. <br> Transfers the contents of timer 2 reload register R2L to timer 2. <br> When V12 $=0$ : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1." . When the T1F flag is " 0 ," executes the next instruction. <br> When $\mathrm{V} 12=1$ : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V 1 ) <br> When V13 $=0$ : Clears ( 0 ) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1." When the T2F flag is " 0 ," executes the next instruction. <br> When $\mathrm{V} 13=1$ : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1) |
| $(\mathrm{D}(\mathrm{Y}))=0 ?$ | - - - - - - - - - - - | Transfers the input of port P0 to register A . <br> Outputs the contents of register A to port P0. <br> Transfers the input of port P1 to register A. <br> Outputs the contents of register A to port P1. <br> Transfers the input of port P2 to the low-order 2 bits ( $\mathrm{A} 1, \mathrm{~A} 0$ ) of register A . " 0 " is stored to the bit $3(\mathrm{~A} 3)$ of register $A$. <br> Outputs the contents of the low-order 2 bits $(\mathrm{A} 1, \mathrm{~A} 0)$ of register A to port P2. <br> Transfers the input of port P3 to the low-order 2 bits ( $\mathrm{A} 1, \mathrm{~A} 0$ ) of register A . " 0 " is stored to the bit 3 (A3) of register $A$. <br> Outputs the contents of the low-order 2 bits ( $\mathrm{A} 1, \mathrm{~A} 0$ ) of register A to port P3. <br> Sets (1) to port D. <br> Clears (0) to a bit of port D specified by register Y. <br> Sets (1) to a bit of port D specified by register Y. <br> Skips the next instruction when a bit of port D specified by register Y is " 0 ." Executes the next instruction when a bit of port $D$ specified by register $Y$ is "1." |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - <br> - | - - - - - - - - - - - - - - - - - - - - - - - - - - - - | Transfers the contents of register A to port output structure control register FRO. <br> Transfers the contents of register A to port output structure control register FR1. <br> Transfers the contents of register A to port output structure control register FR2. <br> Transfers the contents of register A to port output structure control register FR3. <br> Transfers the contents of register A to port output structure control register C1. <br> Transfers the contents of register A to key-on wakeup control register K0. <br> Transfers the contents of key-on wakeup control register K0 to register A. <br> Transfers the contents of register A to key-on wakeup control register K1. <br> Transfers the contents of key-on wakeup control register K1 to register A. <br> Transfers the contents of register A to key-on wakeup control register K2. <br> Transfers the contents of key-on wakeup control register K2 to register A. <br> Transfers the contents of register A to pull-up control register PU0. <br> Transfers the contents of pull-up control register PU0 to register A. <br> Transfers the contents of register A to pull-up control register PU1. <br> Transfers the contents of pull-up control register PU1 to register A. <br> Transfers the contents of register A to pull-up control register PU2. <br> Transfers the contents of pull-up control register PU2 to register A. <br> Transfers the contents of register A to key-on wakeup control register L1. <br> Transfers the contents of key-on wakeup control register L1 to register A. |
| $\mathrm{V} 23=0:(\mathrm{SIOF})=1$ | - - - - - - | Transfers the high-order 4 bits of serial interface register SI to register B , and transfers the low-order 4 bits of serial interface register SI to register A. <br> Transfers the contents of register B to the high-order 4 bits of serial interface register SI , and transfers the contents of register A to the low-order 4 bits of serial interface register SI. <br> Clears (0) to SIOF flag and starts serial interface transmit/receive. <br> Clears (0) to SIOF flag and skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is " 0 " and contents of SIOF flag is " 1 ." When $\mathrm{V} 23=1$ : This instruction is equivalent to the NOP instruction. <br> Transfers the contents of serial interface control register J1 to register A. <br> Transfers the contents of register A to serial interface control register J1. |
| - - - - | - | Selects the RC oscillation circuit for main clock $f(X I N)$. <br> Transfers the least significant bit (A0) of register A to clock control regiser RG. <br> Transfers the contents of clock control regiser MR to register A. <br> Transfers the contents of register A to clock control register MR. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


Note: The SVDE instruction can be used only in the H version.

\begin{tabular}{|c|c|c|}
\hline Skip condition \&  \& Datailed description <br>
\hline $$
\mathrm{V} 22=0:(\mathrm{ADF})=1
$$ \& -

- 
- 
- 
- 
- 
- \& | In the $A / D$ conversion mode $(Q 13=0)$, transfers the high-order 4 bits (AD9-AD6) of register AD to register $B$, and the middle-order 4 bits (AD5-AD2) of register AD to register $A$. |
| :--- |
| In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7-AD4) of comparator register to register $B$, and the low-order 4 bits (AD3-AD0) of comparator register to register $A$. |
| (Q13: bit 3 of A/D control register Q1) |
| Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits ( $\mathrm{A} 3, \mathrm{~A} 2$ ) of register A . " 0 " is stored to the least significant bit (A0) of register $A$. |
| In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7-AD4) of comparator register, and the contents of register $A$ to the low-order 4 bits (AD3-ADo) of comparator register. In the A/D conversion mode $($ Q13 $=0)$, this instruction is equivalent to the NOP instruction. |
| (Q13 = bit 3 of A/D control register Q1) |
| Transfers the contents of $A / D$ control register Q1 to register $A$. |
| Transfers the contents of register A to A/D control register Q1. |
| Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 $=0)$ or the comparator operation at the comparator mode $(Q 13=1)$ is started. |
| (Q13 = bit 3 of A/D control register Q1) |
| When V22 $=0$ : Clears (0) to the ADF flag and skips the next instruction when A/D conversion completion flag ADF is " 1 ." When the ADF flag is " 0 ," executes the next instruction. |
| When $\mathrm{V} 22=1$ : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V 2 ) | <br>

\hline $$
(P)=1
$$

\[
(W D F 1)=1

\] \&  \& | No operation; Adds 1 to program counter value, and others remain unchanged. |
| :--- |
| Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. Operations of all functions are stopped. |
| Makes the immediate after POF instruction valid by executing the EPOF instruction. |
| Skips the next instruction when the P flag is " 1 ". |
| After skipping, the $P$ flag remains unchanged. |
| Executes the next instruction when the P flag is " 0 ." |
| Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction. |
| Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is " 1. " When the WDF1 flag is " 0 ," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction. |
| System reset occurs. |
| Clears (0) to the high-order bit reference enable flag UPTF. |
| Sets (1) to the high-order bit reference enable flag UPTF. |
| Validates the voltage drop detection circuit at RAM back-up (only for the H version). | <br>

\hline
\end{tabular}

## INSTRUCTION CODE TABLE

| $\$$ | D4 | 000000 | 000001 | 1000010 | 0000110 | 000100 | 000101 | 1000110 | 000111 | 1001000 | 001001 | 1001010 | 0001011 | 1001100 | 001101 | 001110 | 001111 | $\left\lvert\, \begin{aligned} & 010000 \\ & 010111\end{aligned}\right.$ | 011000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3-D0 | Hex. notation | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | $\begin{gathered} \hline \text { SZB } \\ 0 \end{gathered}$ | BMLA | - | TASP | $\begin{aligned} & \hline \text { A } \\ & 0 \end{aligned}$ | $\begin{gathered} \hline \mathrm{LA} \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 0 \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 16 \end{array}$ | - | - | BML | BML | BL | BL | BM | B |
| 0001 | 1 | SRST | CLD | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | - | - | TAD | $\begin{gathered} \mathrm{A} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 1 \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 17 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0010 | 2 | POF | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | - | - | TAX | $\begin{aligned} & \mathrm{A} \\ & 2 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 2 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 18 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0011 | 3 | SNZP | INY | $\begin{gathered} \hline \text { SZB } \\ 3 \end{gathered}$ | - | - | TAZ | $\begin{aligned} & \hline \mathrm{A} \\ & 3 \end{aligned}$ | $\begin{gathered} \hline \text { LA } \\ 3 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 19 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0100 | 4 | DI | RD | SZD | - | RT | TAV1 | $\begin{aligned} & \hline \mathrm{A} \\ & 4 \end{aligned}$ | $\begin{gathered} \hline \mathrm{LA} \\ 4 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 4 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 20 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0101 | 5 | EI | SD | SEAn | - | RTS | TAV2 | $\begin{gathered} \mathrm{A} \\ 5 \end{gathered}$ | $\begin{gathered} \hline \text { LA } \\ 5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 5 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 21 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | $\begin{aligned} & \hline \text { A } \\ & 6 \end{aligned}$ | $\begin{gathered} \hline \text { LA } \\ 6 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 6 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 22 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | $\begin{aligned} & \text { A } \\ & 7 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 7 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 23 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1000 | 8 | - | AND | - | SNZO | $\begin{gathered} \hline \mathrm{LZ} \\ 0 \end{gathered}$ | RUPT | $\begin{aligned} & \hline \text { A } \\ & 8 \end{aligned}$ | $\begin{gathered} \hline \text { LA } \\ 8 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 8 \end{array}$ | $\begin{gathered} \text { TABP } \\ 24 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1001 | 9 | - | OR | TDA | - | $\begin{gathered} \hline \mathrm{LZ} \\ 1 \\ \hline \end{gathered}$ | SUPT | $\begin{aligned} & \hline \text { A } \\ & 9 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 9 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 25 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZIO | $\begin{gathered} \hline \mathrm{LZ} \\ 2 \end{gathered}$ | - | $\begin{gathered} \mathrm{A} \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 10 \end{aligned}$ | $\begin{gathered} \hline \text { TABP } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 26 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1011 | B | AMC | - | - | - | $\begin{gathered} \mathrm{LZ} \\ 3 \end{gathered}$ | EPOF | $\begin{gathered} \hline \text { A } \\ 11 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{LA} \\ & 11 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 11 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 27 \\ \hline \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1100 | C | TYA | CMA | - | - | $\begin{gathered} \hline \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \mathrm{A} \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { LA } \\ 12 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 12 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 28 \end{array}$ | - | - | BML | BML | BL | BL | BM | B |
| 1101 | D | - | RAR | - | - | $\begin{gathered} \mathrm{RB} \\ 1 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ 13 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 29 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | $\begin{gathered} \mathrm{RB} \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SB } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { A } \\ 14 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{LA} \\ & 14 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 30 \end{gathered}$ | - | - | BML | BML | BL | BL | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | $\begin{gathered} \mathrm{RB} \\ 3 \end{gathered}$ | $\begin{gathered} \hline \mathrm{SB} \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { A } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 15 \end{aligned}$ | $\begin{gathered} \hline \text { TABP } \\ 15 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 31 \\ \hline \end{array}$ | - | - | BML | BML | BL | BL | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | ---: | ---: | ---: |
| BL | 10 | Oaaa | aaaa |
| BML | 10 | Oaaa | aaaa |
| BLA | 10 | Op00 | pppp |
| BMLA | 10 | 0p00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

## INSTRUCTION CODE TABLE (continued)

|  | D9-D4 | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | $1 \begin{aligned} & 110000 \\ & 111111 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|D3-D | $\begin{gathered} \text { Hex. } \\ \text { notation } \end{gathered}$ | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30-3F |
| 0000 | 0 | - | - | OPOA | T1AB | - | TAW6 | IAP0 | TAB1 | SNZT1 | 1 - | WRST | $\begin{gathered} \text { TMA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 0 \end{gathered}$ | LXY |
| 0001 | 1 | - | - | OP1A | T2AB | - | - | IAP1 | TAB2 | SNZT2 | 2 | - | $\begin{gathered} \text { TMA } \\ 1 \end{gathered}$ | TAM $1$ | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 1 \end{gathered}$ | LXY |
| 0010 | 2 | TJ1A | TW5A | OP2A | - | TAJ1 | TAMR | IAP2 | - | - | T1HAB | - | $\begin{gathered} \text { TMA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 2 \end{gathered}$ | LXY |
| 0011 | 3 | - | TW6A | OP3A | - | - | TAI1 | IAP3 | - | - | SVDE* | - | $\begin{gathered} \text { TMA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAM } \\ 3 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 3 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 3 \end{gathered}$ | LXY |
| 0100 | 4 | TQ1A | TK1A | - | - | TAQ1 | - | - | - | - | T2HAB | - | $\begin{gathered} \text { TMA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 4 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAM } \\ 4 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 4 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ \hline 4 \end{gathered}$ | LXY |
| 0101 | 5 | - | TK2A | - | TPSAB | - | - | - | TABPS | - | T2R2L | - | $\begin{gathered} \text { TMA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 5 \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 5 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 5 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 5 \end{gathered}$ | LXY |
| 0110 | 6 | - | TMRA | - | - | - | TAK0 | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 6 \\ \hline \end{gathered}$ | TAM $6$ | $\begin{gathered} \text { XAM } \\ 6 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 6 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 6 \\ \hline \end{gathered}$ | LXY |
| 0111 | 7 | - | TI1A | - | - | - | TAPU0 | - | - | SNZAD | - | T1R1L | $\begin{gathered} \text { TMA } \\ 7 \end{gathered}$ | TAM 7 | $\begin{gathered} \text { XAM } \\ 7 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 7 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 7 \\ \hline \end{gathered}$ | LXY |
| 1000 | 8 | - | - | TFR0A | TSIAB | - | - | - | TABSI | SNZSI | - | TC1A | $\begin{array}{\|c\|} \hline \text { TMA } \\ 8 \end{array}$ | $\begin{gathered} \text { TAM } \\ 8 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 8 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 8 \end{array}$ | $\begin{gathered} \hline \text { XAMD } \\ 8 \end{gathered}$ | LXY |
| 1001 | 9 | TRGA | - | TFR1AT | TADAB | TALA | TAK1 | - | TABAD | - | - | - | $\begin{array}{\|c} \hline \text { TMA } \\ 9 \end{array}$ | $\begin{gathered} \text { TAM } \\ 9 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 9 \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAMI } \\ 9 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 9 \end{gathered}$ | LXY |
| 1010 | A | TL1A | - | TFR2A | - | TAL1 | TAK2 | - | - | - | - | TPAA | $\begin{gathered} \text { TMA } \\ 10 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 10 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 10 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 10 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 10 \end{gathered}$ | LXY |
| 1011 | B | - | TKOA | TFR3A | - | TAW1 | - | - | - | - | CRCK | - | $\begin{gathered} \text { TMA } \\ 11 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 11 \end{gathered}$ | LXY |
| 1100 | C | - | - | - | - | TAW2 | - | - | - | - | DWDT | - | $\begin{array}{\|c\|} \hline \text { TMA } \\ 12 \\ \hline \end{array}$ | $\begin{gathered} \text { TAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ \hline 12 \\ \hline \end{gathered}$ | LXY |
| 1101 | D | - | - | TPU0A | - | - | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ \hline 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ \hline 13 \\ \hline \end{gathered}$ | LXY |
| 1110 | E | TW1A | - | TPU1A | - | - | TAPU1 | - | - | - | SST | - | $\begin{array}{\|c\|} \hline \text { TMA } \\ 14 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { TAM } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \text { XAM } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ \hline 14 \\ \hline \end{gathered}$ | LXY |
| 1111 | F | TW2A | - | TPU2A | - | TAW5 | TAPU2 | - | - | - | ADST | - | $\begin{gathered} \text { TMA } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 15 \\ \hline \end{gathered}$ | LXY |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | ---: | ---: | ---: |
| BL | 10 | Oaaa | aaaa |
| BML | 10 | Oaaa | aaaa |
| BLA | 10 | Op00 | pppp |
| BMLA | 10 | Op00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

-     * can be used only in the H version.


## Electrical characteristics

## Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vdd | Supply voltage | - | -0.3 to 6.5 | V |
| VI | Input voltage P0, P1, P2, P3, D0-D5, RESET, XIN | - | -0.3 to VdD+0.3 | V |
| VI | Input voltage INT, CNTR0, CNTR1, SIN, Sck | - | -0.3 to VDD +0.3 | V |
| VI | Input voltage AIN0-AIN5 | - | -0.3 to VDD +0.3 | V |
| Vo | Output voltage P0, P1, P2, P3, D0-D5, $\overline{\text { RESET }}$ | Output transistors in cut-off state | -0.3 to VDD+0.3 | V |
| Vo | Output voltage CNTR0, CNTR1, Sout, Sck | Output transistors in cut-off state | -0.3 to VDD+0.3 | V |
| Vo | Output voltage Xout | - | -0.3 to VDD+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature range | - | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | - | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Recommended operating conditions 1

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDD | Supply voltage (with a ceramic resonator) | $\mathrm{f}(\mathrm{STCK}) \leq 6 \mathrm{MHz}$ |  | 4 |  | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{STCK}) \leq 4.4 \mathrm{MHz}$ |  | 2.7 |  | 5.5 |  |
|  |  | $\mathrm{f}(\mathrm{STCK}) \leq 2.2 \mathrm{MHz}$ |  | 2.0 |  | 5.5 |  |
|  |  | $\mathrm{f}($ STCK $) \leq 1.1 \mathrm{MHz}$ |  | 1.8 |  | 5.5 |  |
| VDD | Supply voltage (with RC oscillation) | $\mathrm{f}(\mathrm{STCK}) \leq 4.4 \mathrm{MHz}$ |  | 2.7 |  | 5.5 | V |
| VDD | Supply voltage (with an on-chip oscillator) |  |  | 1.8 |  | 5.5 | V |
| VRAM | RAM back-up voltage | (at RAM back-up) |  | 1.6 |  | 5.5 | V |
| VSS | Supply voltage |  |  |  | 0 |  | V |
| VIH | "H" level input voltage | P0, P1, P2, P3, D0-D5 |  | 0.8VDD |  | VDD | V |
|  |  | XIN |  | 0.7 VDD |  | VDD |  |
|  |  | RESET |  | 0.85 VDD |  | VDD |  |
|  |  | INT, CNTR0, CNTR1, SIn, Sck |  | 0.85VDD |  | VDD |  |
| VIL | "L" level input voltage | P0, P1, P2, P3, D0-D5 |  | 0 |  | 0.2 VDD | V |
|  |  | XIN |  | 0 |  | 0.3 VDD |  |
|  |  | RESET |  | 0 |  | 0.3 VDD |  |
|  |  | INT, CNTR0, CNTR1, Sin, Sck |  | 0 |  | 0.15VDD |  |
| IOH (peak) | "H" level peak output current | P0, P1, P2, P3, D0-D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | -20 | mA |
|  |  | CNTR0, CNTR1, Sout, Sck | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | -10 |  |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" level average output current (Note) | P0, P1, P2, P3, D0-D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | -10 | mA |
|  |  | CNTR0, CNTR1, Sout, Sck | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | -5 |  |
| IOL(peak) | "L" level peak output current | P0, P1 <br> CNTR0, CNTR1, Sout, Sck | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 24 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 12 |  |
|  |  | P2, P3, RESET | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 10 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 4.0 |  |
|  |  | Do, D1, D4, D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 30 |  |
|  |  | D2, D3 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 24 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 12 |  |
| IOL(avg) | "L" level average output current | $\begin{aligned} & \text { P0, P1 } \\ & \text { CNTR0, CNTR1, Sout, Sck } \end{aligned}$ | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 12 | mA |
|  |  |  | $V D D=3.0 \mathrm{~V}$ |  |  | 6.0 |  |
|  |  | P2, P3, $\overline{\text { RESET }}$ | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 5.0 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 2.0 |  |
|  |  | Do, D1, D4, D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 30 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 15 |  |
|  |  | D2, D3 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 15 |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 7.0 |  |
| Sloh(avg) | "H" level total average current | P0, P1, P3, CNTR0, CNTR1, Sout, Sck |  |  |  | -40 | mA |
|  |  | P2, D0-D5 |  |  |  | -40 |  |
| EloL(avg) | "L" level total average current | P0, P1, P3, CNTR0, CNTR1, Sout, Sck |  |  |  | 60 | mA |
|  |  | P2, D0-D5, RESET |  |  |  | 60 |  |

Notes 1: The average output current ( $\mathrm{IOH}, \mathrm{IOL}$ ) is the average value during 100 ms .

## Recommended operating conditions 2

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| f(XIN) | Oscillation frequency (with a ceramic resonator) | Through mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 6 | MHz |
|  |  |  | $\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 4.4 |  |
|  |  |  | VDD $=2.0 \mathrm{~V}$ to 5.5 V |  |  | 2.2 |  |
|  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 1.1 |  |
|  |  | Internal frequency divided by 2 | $\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 6 |  |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 4.4 |  |
|  |  |  | $\mathrm{V} D \mathrm{~L}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 2.2 |  |
|  |  | Internal frequency divided by 4, 8 | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 6 |  |
|  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 4.4 |  |
| f(XIN) | Oscillation frequency (with RC oscillation) (Note 1) | $\mathrm{V} D=2.7 \mathrm{~V}$ to 5.5 V |  |  |  | 4.4 | MHz |
| f (XIN) | Oscillation frequency (with a ceramic oscillation selected, external clock input) | Through mode | $\mathrm{V} D \mathrm{~L}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 4.8 | MHz |
|  |  |  | $\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 3.2 |  |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 1.6 |  |
|  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 0.8 |  |
|  |  | Internal frequency divided by 2 | $\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 4.8 |  |
|  |  |  | VDD $=2.0 \mathrm{~V}$ to 5.5 V |  |  | 3.2 |  |
|  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 1.6 |  |
|  |  | Internal frequency divided by 4, 8 | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 4.8 |  |
|  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ to 5.5 V |  |  | 3.2 |  |
| f(CNTR) | Timer external input frequency | CNTR0, CNTR1 |  |  |  | f(STCK)/6 | Hz |
| tw(CNTR) | Timer external input period ("H" and "L" pulse width) | CNTR0, CNTR1 |  | 3/f(STCK) |  |  | s |
| f(Sck) | Serial interface external input period | Sck |  |  |  | f(STCK)/6 | Hz |
| tw(Sck) | Serial interface external input period <br> ("H" and "L" pulse width) | Sck |  | 3/f(STCK) |  |  | s |
| TPON | Power-on reset circuit valid supply voltage rising time (Note 2) | $\mathrm{VDD}=0 \rightarrow 1.8 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{s}$ |

Notes 1: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits. 2: If the rising time exceeds the maximum rating value, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to $\overline{\text { RESET }}$ pin until the value of supply voltage reaches the minimum operating voltage.


## System clock (STCK) operating condition map

Electrical characteristics $1\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" level output voltage P0, P1, P2, P3, D0-D5 CNTR0, CNTR1, Sout, Sck | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3.0 |  |  | V |
|  |  |  | $1 \mathrm{OH}=-3.0 \mathrm{~mA}$ | 4.1 |  |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | $\mathrm{IOH}=-5.0 \mathrm{~mA}$ | 2.1 |  |  |  |
|  |  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | 2.4 |  |  |  |
| VoL | $\begin{aligned} & \text { "L" level output voltage } \\ & \text { P0, P1 } \\ & \text { CNTR0, CNTR1, Sout, ScK } \end{aligned}$ | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | $\mathrm{IOL}=6.0 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  |  | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |  |  | 0.6 |  |
| VoL | "L" level output voltage P2, P3, RESET | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{IOL}=5.0 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=1.0 \mathrm{~mA}$ |  |  | 0.6 |  |
|  |  | VDD $=3.0 \mathrm{~V}$ | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |  |  | 0.9 |  |
| VoL | "L" level output voltage Do, D1, D4, D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{IOL}=30 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2.0 |  |
|  |  |  | $\mathrm{IOL}=5.0 \mathrm{~mA}$ |  |  | 0.9 |  |
| VoL | "L" level output voltage D2, D3 | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | $\mathrm{IOL}=5.0 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | $\mathrm{IOL}=9.0 \mathrm{~mA}$ |  |  | 1.4 |  |
|  |  |  | $\mathrm{IOL}=3.0 \mathrm{~mA}$ |  |  | 0.9 |  |
| IIH | "H" level input current <br> P0, P1, P2, P3, D0-D5 <br> RESET, INT <br> CNTR0, CNTR1, SIN, Sck | $\mathrm{VI}=\mathrm{VDD}$ |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| IIL | "L" level input current P0, P1, P2, P3, D0-D5 <br> RESET, INT <br> CNTR0, CNTR1, Sin, Sck | $\mathrm{VI}=0 \mathrm{~V}$ P0, P1, P2, D2, D3 No pull-up |  |  |  | -2.0 | $\mu \mathrm{A}$ |
| RPU | Pull-up resistor value P0, P1, P2, D2, D3, $\overline{\text { RESET }}$ | V I $=0 \mathrm{~V}$ | $\mathrm{VDD}=5.0 \mathrm{~V}$ | 30 | 60 | 125 | k $\Omega$ |
|  |  |  | VDD $=3.0 \mathrm{~V}$ | 50 | 120 | 250 |  |
| $\mathrm{V}^{+}+\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RESET | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 1.0 |  | V |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 0.4 |  |  |
| $\mathrm{V}^{+}+\mathrm{V} \mathrm{T}_{-}$ | Hysteresis INT, CNTR0, CNTR1 Sin, Sck | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 0.2 |  | V |
|  |  | VDD $=3.0 \mathrm{~V}$ |  |  | 0.2 |  |  |
| $\mathrm{f}(\mathrm{RING})$ | On-chip oscillator clock frequency | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 200 | 500 | 700 | kHz |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  | 100 | 250 | 400 |  |
|  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 30 | 120 | 200 |  |
| $\Delta f(X I N)$ | Oscillation frequency error (Note 1) <br> (at RC oscillation, error value of external  <br> R, C not included)  | $\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=$ center $25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ | \% |
|  |  | $\text { VDD }=3.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=\text { center } 25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ |  |

Notes 1: When the RC oscillation is used, use a 33 pF capacitor externally.

Electrical characteristics $2\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IDD | Supply current | at active mode (with a ceramic resonator) (Notes 1, 2) |  |  | $\begin{aligned} & \mathrm{VDD}=5.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=6.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \end{aligned}$ | $f($ STCK $)=f($ XIN $) / 8$ |  | 1.2 | 2.4 | mA |
|  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  |  | 1.3 | 2.6 |  |  |
|  |  |  | f (STCK) $=\mathrm{f}(\mathrm{XIN}) / 2$ |  |  | 1.6 | 3.2 |  |  |
|  |  |  | $f($ STCK $)=f($ XIN $)$ |  |  | 2.2 | 4.4 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=5.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \end{aligned}$ | $f($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 0.9 | 1.8 | mA |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 1 | 2 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $) / 2$ |  | 1.2 | 2.4 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $)$ |  | 1.6 | 3.2 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=2.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \end{aligned}$ | $f($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 0.2 | 0.4 | mA |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 0.25 | 0.5 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $) / 2$ |  | 0.3 | 0.6 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $)$ |  | 0.4 | 0.8 |  |  |
|  |  | at active mode (with an on-chip oscillator) (Notes 1, 2) | $\begin{aligned} & \text { VDD }=5.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { operating } \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 8$ |  | 50 | 100 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}($ RING $) / 4$ |  | 60 | 120 |  |  |
|  |  |  |  | $f($ STCK $)=f($ RING $) / 2$ |  | 80 | 160 |  |  |
|  |  |  |  | $f($ STCK $)=f($ RING $)$ |  | 120 | 240 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { opertaing } \end{aligned}$ | $f($ STCK $)=\mathrm{f}($ RING $) / 8$ |  | 10 | 20 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}($ RING $) / 4$ |  | 13 | 26 |  |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}($ RING $) / 2$ |  | 19 | 38 |  |  |
|  |  |  |  | $f($ STCK $)=f($ RING $)$ |  | 31 | 62 |  |  |
|  |  | at RAM back-up mode (POF instruction execution) (Note 3) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.1 | 3 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  |  | 10 |  |  |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  |  | 6 |  |  |

Notes 1: When the A/D converter is used, the A/D operation current (IADD) is included.
2: In the M34509G4H, the voltage drop detection circuit operation current (IRST) is added.
3: In the M34509G4H, when the SVDE instruction is executed, the voltage drop detection circuit operation current (IRST) is added.

## A/D converter recommended operating conditions

(Comparator mode included, $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VDD | Supply voltage | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ | 2.0 |  | 5.5 | V |
|  |  | $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 2.7 |  | 5.5 |  |
| VIA | Analog input voltage |  | 0 |  | VDD | V |
| f(ADCK) | A/D clock frequency (Note) | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 0.8 |  | 334 | kHz |
|  |  | $\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V | 0.8 |  | 123 |  |
|  |  | $\mathrm{VDD}=2.2 \mathrm{~V}$ to 5.5 V | 0.8 |  | 61.2 |  |
|  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 0.8 |  | 15.3 |  |

Note: Definition of A/D conversion clock (ADCK)



A/D clock (ADCK) operating condition map

## A/D converter characteristcs

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 10 | bits |
| - | Linearity error | Ta $=0{ }^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}, 2.2 \mathrm{~V} \leq \mathrm{VDD} 0{ }^{\circ} \mathrm{C} 2.7 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
|  |  | $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ |  |
| - | Differential non-linearity error | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}, 2.2 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | $\pm 0.9$ | LSB |
|  |  | $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.9$ |  |
| Vot | Zero transition voltage | VDD $=2.56 \mathrm{~V}$ | 0 | 7.5 | 15 | mV |
|  |  | $\mathrm{VDD}=3.075 \mathrm{~V}$ | 0 | 7.5 | 15 |  |
|  |  | $\mathrm{V} D \mathrm{D}=5.12 \mathrm{~V}$ | 0 | 10 | 20 |  |
| VFST | Full-scale transition voltage | $\mathrm{VDD}=2.56 \mathrm{~V}$ | 2552.5 | 2560 | 2567.5 | mV |
|  |  | $\mathrm{VDD}=3.075 \mathrm{~V}$ | 3064.5 | 3072 | 3079.5 |  |
|  |  | $\mathrm{VDD}=5.12 \mathrm{~V}$ | 5100 | 5110 | 5120 |  |
| - | Absolute accuracy (Quantization error excluded) | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}, 2.0 \mathrm{~V} \leq \mathrm{VDD}<2.2 \mathrm{~V}$ |  |  | $\pm 8.0$ | LSB |
| IAdD | A/D operating current (Note 1) | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 300 | 900 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  | 100 | 300 |  |
| Tconv | A/D conversion time | $\mathrm{f}(\mathrm{ADCK})=334 \mathrm{kHz}$ |  |  | 31 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}(\mathrm{ADCK})=123 \mathrm{kHz}$ |  |  | 85 |  |
|  |  | $\mathrm{f}(\mathrm{ADCK})=61.2 \mathrm{kHz}$ |  |  | 169 |  |
|  |  | $\mathrm{f}($ ADCK $)=15.3 \mathrm{kHz}$ |  |  | 676 |  |
| - | Comparator resolution |  |  |  | 8 | bits |
| - | Comparator error (Note 2) | $\mathrm{V} D \mathrm{D}=2.56 \mathrm{~V}$ |  |  | $\pm 15$ | mV |
|  |  | $\mathrm{VDD}=3.072 \mathrm{~V}$ |  |  | $\pm 15$ |  |
|  |  | $\mathrm{VDD}=5.12 \mathrm{~V}$ |  |  | $\pm 20$ |  |
| - | Comparator comparison time | $\mathrm{f}(\mathrm{ADCK})=334 \mathrm{kHz}$ |  |  | 4 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}(\mathrm{ADCK})=123 \mathrm{kHz}$ |  |  | 11 |  |
|  |  | $\mathrm{f}($ ADCK $)=61.2 \mathrm{kHz}$ |  |  | 22 |  |
|  |  | $\mathrm{f}($ ADCK $)=15.3 \mathrm{kHz}$ |  |  | 88 |  |

Notes 1: When the A/D converter is used, the IADD is included to IDD.
2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is $n$, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.
$\left[\begin{array}{c}\text { Logic value of comparison voltage Vref } \\ \text { Vref }=\frac{\text { VDD }}{256} \times n \\ n=\text { Value of register AD }(\mathrm{n}=0 \text { to } 255)\end{array}\right.$

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS
( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRST ${ }^{-}$ | Detection voltage (reset occurs) (Note 2) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 2.6 |  | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0^{\circ} \mathrm{C}$ | 2.5 |  | 3.1 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 2.2 |  | 3 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 80^{\circ} \mathrm{C}$ | 2 |  | 2.7 |  |
| VRST ${ }^{+}$ | Detection voltage (reset release) (Note 3) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 2.7 |  | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0^{\circ} \mathrm{C}$ | 2.6 |  | 3.2 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 2.3 |  | 3.1 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 80^{\circ} \mathrm{C}$ | 2.1 |  | 2.8 |  |
| VRST $^{+}$VRST ${ }^{-}$ | Detection voltage hysteresis |  |  | 0.1 |  | V |
| IRST | Operation current (Note 4) | VDD $=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | VDD $=3 \mathrm{~V}$ |  | 30 | 60 |  |
| TRST | Detection time (Note 5) | VDD $\rightarrow$ (VRST $\left.{ }^{-}-0.1 \mathrm{~V}\right)$ |  | 0.2 | 1.2 | ms |

Notes 1: The voltage drop detection circuit is equipped with only the M34509G4H.
2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling
3: The detection voltage ( $\mathrm{VRST}^{+}$) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
4: In the M34509G4H, IRST is added to IDD (supply current).
5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST -0.1 V ].

## Basic timing diagram



## Package outline




RenesasTechnology Corp. Sales strategic Planning Div. Nippon Bldg., 2-6--2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples
. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
2. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
3. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products
7 . With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
4. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
 damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510


[^0]:    (Note when connecting to Vss or VDD)

    - Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

[^1]:    Notes 1: "R" represents read enabled, and "W" represents write enabled.

[^2]:    Notes 1: "R" represents read enabled, and "W" represents write enabled.
    2: This function is valid only when the INT pin/timer 1 control is enabled ( $110=$ " 1 ") and the timer 1 count start synchronous circuit is selected (W51=" 1 ").
    3: This function is valid only when the INT pin/timer 1 control is enabled ( $110=$ " 1 ").

[^3]:    Notes 1: "R" represents read enabled, and "W" represents write enabled.

[^4]:    Notes 1: "R" represents read enabled, and "W" represents write enabled.

[^5]:    Operation: $\quad(\mathrm{Y}) \leftarrow(\mathrm{Y})+$

[^6]:    Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

