## F75909

## SMBus Level Shifter

Release Date: Dec, 2011
Version: V0.11P

## F75909 Datasheet Revision History

| Version | Date | Page | Revision History |
| :---: | :---: | :---: | :--- |
| Data Brief | $2011 / 10$ | - | Data Brief |
| V0.10P | $2011 / 11$ | - | Made Clarification and Correction <br> Add Application Circuit |
| V0.11P | $2011 / 12$ | - | Add Electrical Characteristics |
| V0.12P | $2011 / 12$ | -- | Update Block Diagram / Application Circuit |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Fintek for any damages resulting from such improper use or sales.

## Table of Content

1 General Description ..... 1
2 Feature List .....  1
3 Block Diagram .....  2
4 Pin Configuration .....  2
5 Pin Description .....  3
7 Electrical Characteristics .....  3
8 Ordering Information .....  5
9 Top Marking Specification .....  5
10 Package Spec. .....  6
11 Application Circuit ..... 7

## 1 General Description

The F75909 is a $I^{2} \mathrm{C}$-bus/SMBus level shifter that translating signal voltage level of standard $\mathrm{I}^{2} \mathrm{C}$-bus or SMBus. Port L allows a operating voltage range from 1.0 V to $\left[\mathrm{V}_{\mathrm{CC}(\mathrm{H})}-1.0 \mathrm{~V}\right.$ ]. The operating voltage of Port H is range from 3.0 V to 5.5 V . When F75909 is disabled, both port L and port $\mathrm{H} \mathrm{I} / \mathrm{O}$ pins are highimpedance.

The bus port H are compliant with SMBus I/O levels, while port L uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port L uses a 1 mA current source for pull-up and a 200 . pull-down driver. This results in a LOW on the port L accommodating smaller voltage swings. The output pull-down on the port L internal buffer LOW is set for approximately 0.2 V , while the input threshold of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When the port L I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port H drives a hard LOW and the input level is set at 0.3 of SMBus or $I^{2} \mathrm{C}$-bus voltage level which enables port H to connect to any other $I^{2} \mathrm{C}$-bus devices or buffer.

The F 75909 is not enabled unless $\mathrm{V}_{\mathrm{CC}(\mathrm{L})}$ is above 0.8 V and $\mathrm{V}_{\mathrm{CC}(\mathrm{H})}$ is above 2.5 V . The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

## 2 Feature List

- Voltage level shifting from L-Port ( 1 V to $\operatorname{Vcc}(\mathrm{H})-1.0 \mathrm{~V}$ )
- No external pull-up resistors required on Port L
- Open-drain I/O
- Lock-up free operation

High impedance bus pin when Power-off.

## 3 Block Diagram



## 4 Pin Configuration



## 5 Pin Description

| IN | - input pin with schmitt trigger. |
| :--- | :--- |
| OUT | - Open-drain output pin |
| P | -Power. |

4.1. Pin Description

| Pin No. | Pin Name | Type | Description |
| :---: | :---: | :---: | :--- |
| 1 | VCC (L) | P | Port L power supply |
| 2 | L1 | Analog | Port L1 (lower voltage side) |
| 3 | L2 | Analog | Port L2 (lower voltage side) |
| 4 | GND | Ground | Ground |
| 5 | EN | IN | Enable input |
| 6 | H2 | Analog | Port H1 (I/O signal input Side) |
| 7 | H1 | Analog | Port H2 (I/O signal input Side) |
| 8 | VCC (H) | P | Port H power supply |

## 7 Electrical Characteristics

## Limiting Values

In accordance with the Absolute Maximum Rating System

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{Vcc}_{(H)}$ | Supply voltage port High side |  | -0.5 | +5.5 | V |
| $\mathrm{Vcc}_{(\mathrm{L})}$ | Supply voltage port Low side |  | -0.5 | +5.5 | V |
| $\mathrm{~V}_{/ \mathrm{O}}$ | Voltage on an input/output pin | Port low side, enable pin (EN) | -0.5 | +3.6 | V |
|  |  |  | -0.5 | +5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | output current |  |  | 16 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation side; |  | -55 | 145 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | Ambient temperature |  |  |  |  |

## Static Characteristics

GND $=0 \mathrm{~V}$; $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ*1 | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{VcC}_{(H)}$ | Supply voltage port High side |  | 2.5 |  | 3.6 | V |
| Vcc ${ }_{(L)}$ | Supply voltage port Low side |  | 1 |  | $\mathrm{VcC}_{(B)}$ | V |
| ${ }^{1 c C_{(L)}}$ | Supply current port Low side | All port low side static High |  |  |  | mA |
|  |  | All port low side static Low |  |  |  | mA |


| $\mathrm{ICC}_{(\mathrm{H})}$ | Supply current port High side | All port High side static High |  |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input and output of port Low side (L1 to L2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | Port Low side | $0.7 \mathrm{Vcc}_{(\mathrm{L})}$ |  | $\mathrm{Vcc}_{(\text {(L) }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | Port Low side | -0.5 |  | $0.3 \mathrm{Vcc}_{(\mathrm{L})}$ | V |
| $\mathrm{I}_{\text {IH }}$ | Input leakage current | $\mathrm{V}_{\mathrm{l}}=\mathrm{Vcc}_{(\mathrm{L})}$ |  |  | 1 | uA |
| $\mathrm{I}_{\text {IL }}$ | Low-level input current |  |  |  |  | mA |
| $\mathrm{I}_{\mathrm{LOH}}$ | output High leakage current | $\mathrm{V}_{0}=1.1 \mathrm{~V}$ |  |  | 15 | uA |
| $\mathrm{C}_{\mathrm{iO}}$ | Input/output capacitance |  |  | 5 |  | pF |
| Input and output of port High side (H1 to H2) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | Port H | $0.7 \mathrm{Vcc}_{(\mathrm{H})}$ |  | 5 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | Port H | -0.5 |  | $0.3 \mathrm{Vcc}_{(\mathrm{H})}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input leakage current | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ |  |  | 1 | UA |
| $\mathrm{I}_{\text {LL }}$ | Low-level input current | $\mathrm{V}_{1}=0.2 \mathrm{~V}$ |  |  | 1 | UA |
| $\mathrm{I}_{\text {LOH }}$ | output High leakage current | $\mathrm{V}_{0}=3.6 \mathrm{~V}$ | - |  | 120 | uA |
| $\mathrm{C}_{\mathrm{iO}}$ | Input/output capacitance |  |  | 5 |  | pF |
| Enable |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Low-level input voltage |  | $0.7 \mathrm{Vcc}_{(L)}$ |  | $\mathrm{VcC}_{(\text {(H) }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | High-level input voltage |  | -0.5 |  | $0.3 \mathrm{Vcc}_{(\mathrm{L})}$ | V |
| $\mathrm{I}_{\text {IH }}$ | Low-level input current |  |  |  | 1 | uA |
| $\mathrm{I}_{\text {IL }}$ | Input leakage current |  |  |  | 1 | uA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ or 0 V |  | 4 |  | pF |

${ }^{*} 1$ Typical values with $\operatorname{Vcc}_{(\mathrm{A})}=1.1 \mathrm{~V}, \mathrm{Vcc}_{(\mathrm{B})}=3.3 \mathrm{~V}$

## Dynamic Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Vcc}_{(\mathrm{A})}=1.1 \mathrm{~V} ; \mathrm{Vcc}_{(\mathrm{B})}=3.3 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Low to High propagation delay | Port H to port L | *1 | 1.2 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | High to Low propagation delay | Port H to port L | ${ }^{*} 1$ | 4.9 |  | ns |
| $\mathrm{t}_{\text {TLH }}$ | Low to High output transition time | Port L | *1 | 2.3 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | High to Low output transition time | Port L | *1 | 1.5 |  | ns |
| $\mathrm{t}_{\text {PLH }}$ | Low to High propagation delay | Port L to port H | *1 | 4.8 |  | ns |
| $\mathrm{t}_{\text {PLH2 }}$ | Low to High propagation delay 2 | Port L to port H; measured from the $50 \%$ of initial Low on port L to 1.5 V rising on port H | *1 |  |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | High to Low propagation delay | Port L to port H | *1 | 3.8 |  | ns |
| $\mathrm{t}_{\text {TLH }}$ | Low to High propagation delay | Port H | *1*2 | 2.4 |  |  |
| $\mathrm{t}_{\text {THL }}$ | High to Low output transition time | Port H | *1 | 3.9 |  | ns |
| $\mathrm{t}_{\mathrm{su}}$ | Set-up time | EN High before Start condition |  | 2.7 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time | En High after Stop condition |  | 2.7 |  | ns |
| $\mathrm{Vcc}_{(\mathrm{A})}=1.9 \mathrm{~V} ; \mathrm{Vcc}_{(\mathrm{B})}=5.0 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Low to High propagation delay | Port H to port L | *1 | 1 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | High to Low propagation delay | Port H to port L | ${ }^{*} 1$ | 4.4 |  | ns |
| $\mathrm{t}_{\text {TLH }}$ | Low to High output transition time | Port L | *1 | 2 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | High to Low output transition time | Port L | *1 | 2 |  | ns |
| $\mathrm{t}_{\text {PLH }}$ | Low to High propagation delay | Port L to port H | *1 | 2.5 |  | ns |


| $\mathrm{t}_{\text {PLH2 }}$ | Low to High propagation delay 2 | Port L to port H; measured <br> from the 50\% of initial <br> Low on port L to 1.5V <br> rising on port H |  |  | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{PHL}}$ | High to Low propagation delay | Port L to port H | ${ }^{* 1}$ | 1.8 |  |
| $\mathrm{t}_{\mathrm{TLH}}$ | Low to High propagation delay | Port H | ${ }^{* 1 * 2}$ | 2.5 | ns |
| $\mathrm{t}_{\mathrm{THL}}$ | High to Low output transition time | Port H | ${ }^{* 1}$ | 2.7 | ns |
| $\mathrm{t}_{\mathrm{su}}$ | Set-up time | EN High before Start <br> condition |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time | En High after Stop <br> condition |  | ns |  |

*1 Load capacitance $=50 \mathrm{pF}$; load resistance on port $\mathrm{B}=1.35 \mathrm{k} \Omega$.
*2 Value is determined by RC time constant of bus line.

## 8 Ordering Information

| Part Number | Package Type | Production Flow |
| :---: | :---: | :---: |
| F75909M | MSOP-8 | Commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## 9 Top Marking Specification

The version identification is shown as the bold red characters. Please refer to below for detail:
MSOP-8
$1^{\text {st }}$ Line: Device Name + IC Version (X)
XXXXX $2^{\text {nd }}$ Line: Assembly Code (X)+Date code (XXX)+Trace Code $(X)$
O: Pin 1 Identifier

## 10 Package Spec.

## MSOP-8 Package



| SYMBOLS | MIN. | NOM. | MAX. |
| :---: | :---: | :---: | :---: |
| A | - | - | 1.1 D |
| A1 | 0.00 | - | 0.15 |
| A2 | 0.75 | 0.85 | 0.95 |
| D | 3.00 日SC |  |  |
| E | 4.90 BSC |  |  |
| E1 | 3.00 BSC |  |  |
| L | 0.40 | $0.6 D$ | $0.8 D$ |
| L1 | 0.95 REF |  |  |
| $\theta^{\circ}$ | 0 | - | 8 |

NDTES:
1.JEDEC OUTLINE: NO-1B7 AA
2. DIMENSION 'D' DOES NDT INELUCE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH. PROTRUSIONS
DR GATE 日URRS SHALL NOT EXCEED 0.15 PER SIDE.
3. DIWENSIDN 'E1' LOEES NOT INCLUDE INTERLEAD FLASH OR

PRYTRUSIDN. INTEREFAD FLASH DR PROTRUSION SHALI
NOT EXCEED D.Z3 PER SIDE
4.DIMENSION 'O.2T' DOES NDT INELUDE DAMEAR FROTRLSION.

ALLIWABLF BANBAR PROTRUSICN SHALL EE D.OA MM
TOTAL IN EXCESS OF THE 'O.22' CIIMENSION AT MKXIMUM
MATERLAL CONDITIDN. IAMBAR GANNDT BE LOCATED ON THE
LONER RADYUS DF THE FOOT. MINIMLIM SPAC BETWEEN
PROTRUISION AND ADLACENT LEAD IS O.DF MM.
PLANE B.

## 11 Application Circuit


**Optional: If the master device has the loading, $1 \mathrm{~K} \Omega$ should be added.

