# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.


The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 FAMILY / 7751 SERIES





#### **Preface**

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7751 Group. After reading this manual, the users will be able to understand the functions, so that they can utilize their capabilities fully.

For details concerning the software, refer to the 7751 Series Software Manual. For details concerning the development support tools (assembler, emulation pods), refer to the respective user's manuals.

i

# **Table of Contents**

2.1 Central processing unit       2-2         2.1.1 Accumulator (Acc)       2-3         2.1.2 Index register X (X)       2-3         2.1.3 Index register Y (Y)       2-3         2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-18         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-26         [Precautions when operating in single-chip mode]       2-28	CHAPTER 1. DESCRIPTION	
1.3 Pin description	1.1 Performance overview	1-3
1-8   CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)	1.2 Pin configuration	1-4
### CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)  2.1 Central processing unit	1.3 Pin description	1-5
2.1 Central processing unit       2-2         2.1.1 Accumulator (Acc)       2-3         2.1.2 Index register X (X)       2-3         2.1.3 Index register Y (Y)       2-3         2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5.2 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS <th>1.4 Block diagram</th> <th> 1-8</th>	1.4 Block diagram	1-8
2.1.1 Accumulator (Acc)       2-3         2.1.2 Index register X (X)       2-3         2.1.3 Index register Y (Y)       2-3         2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-18         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/O	CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)	
2.1.2 Index register X (X)       2-3         2.1.3 Index register Y (Y)       2-3         2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.5 Processor modes       2-19         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Direction register       3-3         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	•	
2.1.3 Index register Y (Y)       2-3         2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.5 Processor modes       2-19         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	· ,	
2.1.4 Stack pointer (S)       2-4         2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Direction register       3-3         3.1.2 Port register       3-4	· · ·	
2.1.5 Program counter (PC)       2-5         2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (PR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	· · · · · · · · · · · · · · · · · · ·	
2.1.6 Program bank register (PG)       2-5         2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.1.7 Data bank register (DT)       2-6         2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.1.8 Direct page register (DPR)       2-6         2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.1.9 Processor status register (PS)       2-8         2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.2 Bus interface unit       2-10         2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.2.1 Overview       2-10         2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-29         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.2.2 Functions of bus interface unit (BIU)       2-12         2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.2.3 Operation of bus interface unit (BIU)       2-15         2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.3 Access space       2-17         2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1.1 Direction register       3-3         3.1.2 Port register       3-3		
2.3.1 Banks       2-18         2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.3.2 Direct page       2-18         2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	·	
2.4 Memory assignment       2-19         2.4.1 Memory assignment in internal area       2-19         2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4		
2.4.1 Memory assignment in internal area	2.3.2 Direct page	2-18
2.5 Processor modes       2-22         2.5.1 Single-chip mode       2-23         2.5.2 Memory expansion and microprocessor modes       2-23         2.5.3 Setting processor modes       2-26         [Precautions when operating in single-chip mode]       2-28         CHAPTER 3. INPUT/OUTPUT PINS       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	2.4 Memory assignment	2-19
2.5.1 Single-chip mode	2.4.1 Memory assignment in internal area	2-19
2.5.2 Memory expansion and microprocessor modes 2-23 2.5.3 Setting processor modes 2-26 [Precautions when operating in single-chip mode] 2-28  CHAPTER 3. INPUT/OUTPUT PINS  3.1 Programmable I/O ports 3-2 3.1.1 Direction register 3-3 3.1.2 Port register 3-4	2.5 Processor modes	2-22
2.5.3 Setting processor modes	2.5.1 Single-chip mode	2-23
[Precautions when operating in single-chip mode]	2.5.2 Memory expansion and microprocessor modes	2-23
CHAPTER 3. INPUT/OUTPUT PINS         3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	2.5.3 Setting processor modes	2-26
3.1 Programmable I/O ports       3-2         3.1.1 Direction register       3-3         3.1.2 Port register       3-4	[Precautions when operating in single-chip mode]	2-28
3.1.1 Direction register	CHAPTER 3. INPUT/OUTPUT PINS	
3.1.1 Direction register	3.1 Programmable I/O ports	2_2
3.1.2 Port register	•	
	<b>č</b>	

CHAPIER 4. INTERRUPTS	
4.1 Overview	4-2
4.2 Interrupt sources	4-4
4.3 Interrupt control	4-6
4.3.1 Interrupt disable flag (I)	4-8
4.3.2 Interrupt request bit	4-8
4.3.3 Interrupt priority level select bits and processor interrupt priority level (IPL)	4-8
4.4 Interrupt priority level	
4.5 Interrupt priority level detection circuit	
4.6 Interrupt priority level detection time	
4.7 Sequence from acceptance of interrupt request to execution of interrupt routine	
4.7.1 Change in IPL at acceptance of interrupt request	
4.7.2 Storing registers	
4.8 Return from interrupt routine	
4.9 Multiple interrupts	
4.10 External interrupts (INT: interrupt)	
4.10.1 Function of INT interrupt request bit	
4.10.2 Switch of occurrence factor of INT; interrupt request	
CHAPTER 5. TIMER A	
5.1 Overview	
5.2 Block description	
5.2.1 Counter and reload register (timer Ai register)	
5.2.2 Count start register	
5.2.3 Timer Ai mode register	
5.2.4 Timer Ai interrupt control register	
5.2.5 Port P5 and port P6 direction registers	
5.3 Timer mode	
5.3.1 Setting for timer mode	
5.3.2 Count source	
5.3.3 Operation in timer mode	
5.3.4 Select function	
5.4 Event counter mode	5-1
5.4.1 Setting for event counter mode	5-2
5.4.2 Operation in event counter mode	5-2
5.4.3 Select functions	5-2
5.5 One-shot pulse mode	5-3
5.5.1 Setting for one-shot pulse mode	5-3
5.5.2 Count source	5-3
5.5.3 Trigger	5-3
5.5.4 Operation in one-shot pulse mode	
5.6 Pulse width modulation (PWM) mode	
5.6.1 Setting for PWM mode	
5.6.2 Count source	
5.6.3 Trigger	
5.6.4 Operation in PWM mode	

#### CHAPTER 6. TIMER B 6.1 Overview ......6-2 6.2 Block description ...... 6-2 6.2.3 Timer Bi mode register ...... 6-5 6.2.5 Port P6 direction register ...... 6-7 6.4 Event counter mode ....... 6-14 6.5 Pulse period/pulse width measurement mode .......6-19 6.5.1 Setting for pulse period/pulse width measurement mode ...................................6-21 CHAPTER 7. SERIAL I/O 7.2.4 UARTi transmit register and UARTi transmit buffer register ......7-9 7.2.5 UARTi receive register and UARTi receive buffer register .......7-11 7.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers 7-14 7.4 Clock asynchronous serial I/O (UART) mode.......7-35

CHAPTER 8. A-D CONVERTER	
8.1 Overview	8-2
8.2 Block description	
8.2.1 A-D control register 0	
8.2.2 A-D control register 1	
8.2.3 A-D register i (i = 0 to 7)	
8.2.4 A-D conversion interrupt control register	
8.2.5 Port P7 direction register	
8.3 A-D conversion method (successive approximation conversion method)	
8.4 Absolute accuracy and differential non-linearity error	
8.4.1 Absolute accuracy	
8.4.2 Differential non-linearity error	
8.5 Comparison voltage in 8-bit mode	
8.6 One-shot mode	
8.6.1 Settings for one-shot mode	
8.6.2 One-shot mode operation description	
8.7 Repeat mode	
8.7.1 Settings for repeat mode	
8.7.2 Repeat mode operation description	
8.8 Single sweep mode	
8.8.1 Settings for single sweep mode	
8.8.2 Single sweep mode operation description	
8.9 Repeat sweep mode 0	
8.9.1 Settings for repeat sweep mode 0	
8.9.2 Repeat sweep mode 0 operation description	
8.10 Repeat sweep mode 1	
8.10.1 Settings for repeat sweep mode 1	
8.10.2 Repeat sweep mode 1 operation description	
CHAPTER 9. WATCHDOG TIMER	
0.4 Block description	0.0
9.1 Block description	
9.1.1 Watchdog timer	
9.1.2 Watchdog timer frequency select register	
9.2 Operation description	
9.2.1 Basic operation	
9.2.2 Operation in Stop mode	
9.2.3 Operation in Hold state	
9.3 Precautions when using watchdog timer	9-8
CHAPTER 10. STOP MODE	
10.1 Clock generating circuit	10-2
10.2 Operation description	
10.2.1 Termination by interrupt request occurrence	
10.2.2 Termination by hardware reset	
10.3 Precautions for Ston mode	

CHAPTER 11. WAIT MODE	
11.1 Clock generating circuit	
CHAPTER 12. CONNECTION WITH EXTERNAL DEVICES	
12.1 Signals required for accessing external devices	12-2
12.1.1 Descriptions of signals	
12.1.2 Operation of bus interface unit (BIU)	
12.2 Bus cycle	
12.3 Ready function	
12.3.1 Operation description	
12.4 Hold function	12-18
12.4.1 Operation description	12-19
CHAPTER 13. RESET	
13.1 Hardware reset	13-2
13.1.1 Pin state	
13.1.2 State of CPU, SFR area, and internal RAM area	13-4
13.1.3 Internal processing sequence after reset	13-9
13.1.4 Time supplying "L" level to RESET pin	13-10
13.2 Software reset	13-12
CHAPTER 14. CLOCK GENERATING CIRCUIT	
14.1 Oscillation circuit example	
14.1.1 Connection example using resonator/oscillator	
14.1.2 Input example of externally generated clock	
14.2 Clock	
14.2.1 Clock generated in clock generating circuit	
14.2.2 Operation clock for internal peripheral devices	14-5

CHAPTER 15. ELECTRICAL CHARACTERISTICS	
15.1 Absolute maximum ratings	15-2
15.2 Recommended operating conditions	
15.3 Electrical characteristics	
15.4 A-D converter characteristics	
15.5 Internal peripheral devices	15-6
15.6 Ready and Hold1	
15.7 Single-chip mode 1	
15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in	
low-speed running1	5-18
15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in	
low-speed running1	5-23
15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in low-speed running	5-28
15.11 Memory expansion mode and microprocessor mode : When 3-φ access in high-speed running	
15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in	
high-speed running1	5-38
15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in	
high-speed running1	5-43
15.14 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in	
high-speed running (Internal RAM access)1	
15.15 Testing circuit for ports P0 to P8, $\phi$ 1, and $\overline{E}$ 1	5-51
OHARTER 40 OTANDARD OHARACTERIOTIOS	
CHAPTER 16. STANDARD CHARACTERISTICS	
16.1 Standard characteristics	16-2
16.1.1 Programmable I/O port (CMOS output) standard characteristics	
16.1.2 Icc-f(XIN) standard characteristics	
16.1.3 A-D converter standard characteristics	
CHAPTER 17. APPLICATIONS	
47.4 Management	47.0
17.1 Memory expansion	
17.1.1 Memory expansion model	
17.1.2 How to calculate timing	
17.1.3 Points in memory expansion	
17.1.4 Example of memory expansion1 17.1.5 Example of I/O expansion1	
17.1.5 Example of 1/O expansion	1-31

CHAPTER 18. PROM VERSION	
18.1 EPROM mode  18.1.1 Pin description	
CHAPTER 19. FLASH MEMORY VERSION	
19.1 Parallel input/output mode  19.1.1 Pin description  19.1.2 Access to built—in flash memory  19.1.3 Read—only mode  19.1.4 Read/write (software command control) mode  19.1.5 Electrical characteristics  19.1.6 Program/erase algorithm flow chart  19.2 Serial input/output mode  19.2.1 Pin description  19.2.2 Access to built—in flash memory  19.2.3 Electrical characteristics  19.2.4 Program algorithm flow chart	
Appendix 1. Memory assignment	

#### **MEMORANDUM**



# CHAPTER 1 DESCRIPTION


- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

The 16-bit single-chip microcomputers 7751 Group is suitable for office, business, and industrial equipment controllers that require high-speed processing of large amounts of data.

These microcomputers develop with the M37751M6C-XXXFP as the base chip. This manual describes the functions about the M37751M6C-XXXFP unless there is a specific difference and refers to the M37751M6C-XXXFP as "M37751."

Notes 1: About details concerning each microcomputer's development status of the 7751 Group, inquire of "CONTACT ADDRESSES FOR FURTHER INFORMATION" described last.

2: How the 7751 Group's type name see is described below.



#### 1.1 Performance overview

#### 1.1 Performance overview

Table 1.1.1 shows the performance overview of the M37751.

Table 1.1.1 M37751 performance overview

Parame	ters	Functions				
Number of basic instructions		109				
Instruction execution time		100 ns (the minimum instruction at $f(X_{IN}) = 40 \text{ MHz}$ )				
Operating clock frequency f(X <sub>IN</sub> )		40 MHz (maximum at high-speed running)				
Memory size	ROM	49152 bytes				
	RAM	2048 bytes				
Programmable Input/Output	P0-P2, P4-P8	8 bits X 8				
ports	P3	4 bits X 1				
Multifunction timers	TA0-TA4	16 bits X 5				
	TB0-TB2	16 bits X 3				
Serial I/O	UARTO, UART1	(UART or clock synchronous serial I/O) X 2				
A-D converter		10-bit successive approximation method X 1 (8 channels)				
Watchdog timer		12 bits X 1				
Interrupts		3 external, 16 internal (priority levels 0 to 7 can				
		be set for each interrupt with software)				
Clock generating circuit		Built-in (externally connected to a ceramic				
		resonator or a quartz-crystal oscillator)				
Supply voltage		5 V ±10 %				
Power dissipation		125 mW (at f(X <sub>IN</sub> ) = 40 MHz frequency, typ.)				
Port Input/Output	Input/Output withstand voltage	5 V				
characteristics	Output current	5 mA				
Memory expansion	, O.	Maximum 16 Mbytes				
Operating temperature range		-20°C to 85°C				
Device structure		CMOS high-performance silicon gate process				
Package		80-pin plastic molded QFP				

**Note:** All of the 7751 Group microcomputers are the same except for the package type, memory type, memory size, and electric characteristics.

#### 1.2 Pin configuration

#### 1.2 Pin configuration

Figure 1.2.1 shows the M37751 pin configuration.




Fig. 1.2.1 M37751 pin configuration (top view)

# 1.3 Pin description

# 1.3 Pin description

Tables 1.3.1 to 1.3.3 list the pin description.

Table 1.3.1 Pin description (1)

Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5 V ±10 % to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	Input	This pin controls the processor mode.
			[Single-chip mode] [Memory expansion mode]
			Connect to Vss pin.
			[Microprocessor mode]
			Connect to Vcc pin.
RESET	Reset input	Input	The microcomputer is reset when supplying "L" level
			to this pin.
XIN	Clock input	Input	These are I/O pins of the internal clock generating
			circuit. Connect a ceramic resonator or quartz-crystal
Хоит	Clock output	Output	oscillator between X <sub>IN</sub> and X <sub>OUT</sub> pins. When using an
			external clock, the clock source should be input to X <sub>IN</sub>
			pin and Хоит pin should be left open.
Ē	Enable output	Output	This pin outputs E signal.
			Data/instruction code read or data write is performed
			when output from this pin is "L" level.
BYTE	External data bus width	Input	[Memory expansion mode] [Microprocessor mode]
	selection input		Input level to this pin determines whether the external
			data bus has a 16-bit width or 8-bit width. The width
			is 16 bits when the level is "L", and 8 bits when the
		, O.	level is "H."
AVcc	Analog supply input		The power supply pin for the A-D converter. Externally
			connect AVcc to Vcc pin.
AVss			The power supply pin for the A-D converter. Externally
			connect AVss to Vss pin.
V <sub>REF</sub>	Reference voltage input	Input	This is a reference voltage input pin for the A-D converter.

# 1.3 Pin description

Table	1.3.2	Pin	description	(2)
-------	-------	-----	-------------	-----

Pin	Name	Input/Output	Functions				
P0 <sub>0</sub> –P0 <sub>7</sub>	I/O port P0	I/O	[Single-chip mode]				
			Port P0 is an 8-bit CMOS I/O port. This port has an				
			I/O direction register and each pin can be programmed				
			for input or output.				
$\overline{A}_0$ $\overline{A}_7$		Output	[Memory expansion mode] [Microprocessor mode]				
			Low-order 8 bits (A <sub>0</sub> -A <sub>7</sub> ) of the address are output.				
P10-P17	I/O port P1	I/O	[Single-chip mode]				
	'		Port P1 is an 8-bit I/O port with the same function as				
			P0.				
			[Memory expansion mode] [Microprocessor mode]				
A <sub>15</sub> /D <sub>15</sub>			•External bus width = 8 bits (When the BYTE pin is				
7 (10, 2 10			"H" level)				
			Middle-order 8 bits (A <sub>8</sub> -A <sub>15</sub> ) of the address are output.				
			•External bus width = 16 bits (When the BYTE pin is				
			"L" level)				
			Data (D <sub>8</sub> to D <sub>15</sub> ) input/output and output of the middle-				
			order 8 bits (A <sub>8</sub> -A <sub>15</sub> ) of the address are performed				
			with the time sharing system.				
P20-P27	I/O port P2	I/O	[Single-chip mode]				
1 20 1 27	70 port 12	1// 0	Port P2 is an 8-bit I/O port with the same function as P0.				
			[Memory expansion mode] [Microprocessor mode]				
A <sub>16</sub> /D <sub>0</sub> — A <sub>23</sub> /D <sub>7</sub>			Data (D <sub>0</sub> to D <sub>7</sub> ) input/output and output of the high-				
A23/D7			order 8 bits (A <sub>16</sub> –A <sub>23</sub> ) of the address are performed				
			with the time sharing system.				
P3 <sub>0</sub> -P3 <sub>3</sub>	I/O port P3	I/O	[Single-chip mode]				
F 30-F 33	I/O port P3	1/0	Port P3 is a 4-bit I/O port with the same function as P0.				
		O. da. d	[Memory expansion mode] [Microprocessor mode]				
R/W,		Output	P3 <sub>0</sub> –P3 <sub>3</sub> respectively output R/W, BHE, ALE, and HLDA				
BHE,							
ALE,			signals.				
HLDA			●R/W				
			The Read/Write signal indicates the data bus state.				
			The state is read while this signal is "H" level, and				
			write while this is "L" level.				
			●ВНЕ				
			"L" level is output when an odd-numbered address is				
			accessed.				
			●ALE				
			This is used to obtain only the address from address				
			and data multiplex signals.				
			●HLDA				
			This is the signal to externally indicate the state when				
			the microcomputer is in Hold state.				
			"L" level is output during Hold state.				

# 1.3 Pin description

Table 1.3.3 Pin description (3)

Pin	Name	Input/Output	Functions
P40-P47	I/O port P4	I/O	[Single-chip mode]
			Port P4 is an 8-bit I/O port with the same function as
			P0. P4 <sub>2</sub> can be programmed as the clock $\phi_1$ output pin.
HOLD,		Input	[Memory expansion mode]
RDY,		Input	P4o functions as the HOLD input pin, P4o as the RDY
P42-P47		I/O	input pin. The microcomputer is in Hold state while "L"
			level is input to the HOLD pin.
			The microcomputer is in Ready state while "L" level is
			input to the RDY pin.
			P42-P47 function as I/O ports with the same functions
			as P0.
		L	P42 can be programmed for the clock $\phi_1$ output pin.
HOLD,		Input	[Microprocessor mode]
RDY,		Input	P4 <sub>0</sub> functions as the HOLD input pin, P4 <sub>1</sub> as the RDY
$\phi$ 1,		Output	input pin. P4 $_2$ always functions as the clock $\phi_1$ output
P43-P47		I/O	pin.
			P43-P47 function as I/O ports with the same functions
			as P0.
P50-P57	I/O port P5	I/O	Port P5 is an 8-bit I/O port with the same function as
			Po. These pins can be programmed as I/O pins for
		4	Timers A0–A3.
P60-P67	I/O port P6	I/O	Port P6 is an 8-bit I/O port with the same function as
			P0. These pins can be programmed as I/O pins for
		, O.	Timer A4, input pins for external interrupt and input
	4		pins for Timers B0-B2.
P70-P77	I/O port P7	I/O	Port P7 is an 8-bit I/O port with the same function as
			P0. These pins can be programmed as input pins for
			A-D converter.
P8 <sub>0</sub> –P8 <sub>7</sub>	I/O port P8	I/O	Port P8 is an 8-bit I/O port with the same function as
			P0. These pins can be programmed as I/O pins for
			serial I/O.

#### 1.4 Block diagram

#### 1.4 Block diagram

Figure 1.4.1 shows the M37751 block diagram.




Fig. 1.4.1 M37751 block diagram

# CHAPTER 2

# CENTRAL PROCESSING UNIT (CPU)

- 2.1 Central processing unit
- 2.2 Bus interface unit
- 2.3 Access space
- 2.4 Memory assignment
- 2.5 Processor modes

#### 2.1 Central processing unit

#### 2.1 Central processing unit

The CPU (Central Processing Unit) has the ten registers as shown in Figure 2.1.1.




Fig. 2.1.1 CPU registers structure

2.1 Central processing unit

#### 2.1.1 Accumulator (Acc)

Accumulators A and B are available.

#### (1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag m is a part of the processor status register which is described later. When an 8-bit register is selected, only the low-order 8 bits of accumulator A are used and the contents of the high-order 8 bits is unchanged.

#### (2) Accumulator B (B)

Accumulator B is a 16-bit register with the same function as accumulator A. Accumulator B can be used instead of accumulator A. The use of accumulator B, however except for some instructions, requires more instruction bytes and execution cycles than that of accumulator A. Accumulator B is also controlled by the data length flag (m) just as in accumulator A.

#### 2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag x is a part of the processor status register which is described later. When an 8-bit register is selected, only the low-order 8 bits of index register X are used and the contents of the high-order 8 bits is unchanged. In an addressing mode in which index register X is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.

In the MVP or MVN instruction, a block transfer instruction, the contents of index register X indicate the low-order 16 bits of the source address. The third byte of the instruction is the high-order 8 bits of the source address.

In the **RMPA** instruction, a Repeat MultiPly and Accumulate instruction, the contents of index register X indicate the low-order 16 bits of address in which multiplicands are stored.

Note: Refer to "7751 Series Software Manual" for addressing modes.

#### 2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. Just as in index register X, the index register length flag (x) determines whether this register is used as a 16-bit register or as an 8-bit register.

In the MVP or MVN instruction, a block transfer instruction, the contents of index register Y indicate the low-order 16 bits of the destination address. The second byte of the instruction is the high-order 8 bits of the destination address.

In the **RMPA** instruction, a Repeat MultiPly and Accumulate instruction, the contents of index register Y indicate the low-order 16 bits of address in which multipliers are stored.

#### 2.1 Central processing unit

#### 2.1.4 Stack pointer (S)

The stack pointer (S) is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of S indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to "2.1.6 Program bank register (PG).")

When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of S and decrements the contents of S by 1. Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of S after accepting an interrupt request is equal to the contents of S decremented by 5 before the accepting of the interrupt request. (Refer to Figure 2.1.2.)

When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence ( $PS \rightarrow PC \rightarrow PG$ ) by executing the **RTI** instruction. The contents of S is returned to the state before accepting an interrupt request.

The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)

The user should store registers other than those described above with software when the user needs them during interrupts or subroutine calls.

Additionally, initialize S at the beginning of the program because its contents are undefined at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.

Note: Refer to "7751 Series Software Manual" for addressing modes.




Fig. 2.1.2 Stored registers of the stack area

#### 2.1 Central processing unit

#### 2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (PC<sub>H</sub>) become "FF<sub>16</sub>," and the low-order program counter (PC<sub>L</sub>) becomes "FE<sub>16</sub>" at reset. The contents of the program counter becomes the contents of the reset's vector address (addresses FFFE<sub>16</sub>, FFFF<sub>16</sub>) immediately after reset. Figure 2.1.3 shows the program counter and the program bank register.




Fig. 2.1.3 Program counter and program bank register

#### 2.1.6 Program bank register (PG)

The program bank register is an 8-bit register. This register indicates the high-order 8 bits (bank) of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits are called bank.

When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1. When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Accordingly, there is no need to consider bank boundaries in programming, usually.

In the single-chip mode, make sure to prevent the program bank register from being set to the value other than "0016" by executing the branch instructions and others. It is because the access space of the single-chip mode is the internal area within the bank  $0_{16}$ .

This register is cleared to "0016" at reset.

#### 2.1 Central processing unit

#### 2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24-bit address to be accessed. Use the **LDT** instruction to set a value to this register.

In the single-chip mode, make sure to fix this register to " $00_{16}$ ". It is because the access space of the single-chip mode is the internal area within the bank  $0_{16}$ .

This register is cleared to "0016" at reset.

- Addressing modes using data bank register
  - Direct indirect
  - Direct indexed X indirect
  - •Direct indirect indexed Y
  - Absolute
  - Absolute bit
  - Absolute indexed X
  - Absolute indexed Y
  - •Absolute bit relative
  - •Stack pointer relative indirect indexed Y
  - Multiplied accumulation

#### 2.1.8 Direct page register (DPR)

The direct page register is a 16-bit register. The contents of this register indicate the direct page area which is allocated in bank 0<sub>16</sub> or in the space across banks 0<sub>16</sub> and 1<sub>16</sub>. The following addressing modes use the direct page register.

The contents of the direct page register indicate the base address (the lowest address) of the direct page area. The space which extends to 256 bytes above that address is specified as a direct page.

The direct page register can contain a value from "000016" to "FFFF16." When it contains a value equal to or more than "FF0116," the direct page area spans the space across banks 016 and 116.

When the contents of low-order 8 bits of the direct page register is "00<sub>16</sub>," the number of cycles required to generate an address is 1 cycle smaller than the number when its contents are not "00<sub>16</sub>." Accordingly, the access efficiency can be enhanced in this case.

This register is cleared to "000016" at reset.

Figure 2.1.4 shows a setting example of the direct page area.

- Addressing modes using direct page register
  - Direct
  - •Direct bit
  - Direct indexed X
  - Direct indexed Y
  - Direct indirect
  - •Direct indexed X indirect
  - •Direct indirect indexed Y
  - Direct indirect long
  - •Direct indirect long indexed Y
  - Direct bit relative

#### 2.1 Central processing unit




Fig. 2.1.4 Setting example of direct page area

#### 2.1 Central processing unit

#### 2.1.9 Processor status register (PS)

The processor status register is an 11-bit register.

Figure 2.1.5 shows the structure of the processor status register.

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6		b4	b3	b2	b1	b0	D
0	0	0	0	0		IPL		Z	<b>V</b>	m	х	D	I	Z	O	Processor status register (PS)

Note: Fix bits 11-15 to "0."

Fig. 2.1.5 Processor status register structure

#### (1) Bit 0: Carry flag (C)

It retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions. When the **BCC** or **BCS** instruction is executed, this flag's contents determine whether the program causes a branch or not. Use the **SEC** or **SEP** instruction to set this flag to "1," and use the **CLC** or **CLP** instruction to clear it to "0."

#### (2) Bit 1: Zero flag (Z)

It is set to "1" when a result of an arithmetic operation or data transfer is "0," and cleared to "0" when otherwise. When the **BNE** or **BEQ** instruction is executed, this flag's contents determine whether the program causes a branch or not.

Use the SEP instruction to set this flag to "1," and use the CLP instruction to clear it to "0."

Note: This flag is invalid in the decimal mode addition (the ADC instruction).

#### (3) Bit 2: Interrupt disable flag (I)

It disables all maskable interrupts (interrupts other than watchdog timer, the **BRK** instruction, and zero division). Interrupts are disabled when this flag is "1." When an interrupt request is accepted, this flag is automatically set to "1" to avoid multiple interrupts. Use the **SEI** or **SEP** instruction to set this flag to "1," and use the **CLI** or **CLP** instruction to clear it to "0." This flag is set to "1" at reset.

#### (4) Bit 3: Decimal mode flag (D)

It determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic is performed when this flag is "0." When it is "1," decimal arithmetic is performed with each word treated as two or four digits decimal (determined by the data length flag). Decimal adjust is automatically performed. Decimal operation is possible only with the **ADC** and **SBC** instructions. Use the **SEP** instruction to set this flag to "1," and use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

#### (5) Bit 4: Index register length flag (x)

It determines whether each of index register X and index register Y is used as a 16-bit register or an 8-bit register. That register is used as a 16-bit register when this flag is "0," and as an 8-bit register when it is "1." Use the **SEP** instruction to set this flag to "1," and use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, TYB, and TXS instructions. Refer to "7751 Series Software Manual" for details.

#### 2.1 Central processing unit

#### (6) Bit 5: Data length flag (m)

It determines whether to use a data as a 16-bit unit or as an 8-bit unit. A data is treated as a 16-bit unit when this flag is "0," and as an 8-bit unit when it is "1."

Use the **SEM** or **SEP** instruction to set this flag to "1," and use the **CLM** or **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, TYB, and TXS instructions. Refer to "7751 Series Software Manual" for details.

#### (7) Bit 6: Overflow flag (V)

It is used when adding or subtracting with a word regarded as signed binary. When the data length flag (m) is "0," the overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -32768 and +32767, and cleared to "0" in all other cases. When the data length flag (m) is "1," the overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -128 and +127, and cleared to "0" in all other cases.

The overflow flag is also set to "1" when a result of division exceeds the register length to be stored in the **DIV** or **DIVS** instruction, a division instruction with unsigned or signed; and when a result of addition exceeds the range between -2147483648 and +2147483647 in the **RMPA** instruction, a Repeat MultiPly and Accumulate instruction.

When the **BVC** or **BVS** instruction is executed, this flag's contents determine whether the program causes a branch or not.

Use the SEP instruction to set this flag to "1," and use the CLV or CLP instruction to clear it to "0."

Note: This flag is invalid in the decimal mode.

#### (8) Bit 7: Negative flag (N)

It is set to "1" when a result of arithmetic operation or data transfer is negative. (Bit 15 of the result is "1" when the data length flag (m) is "0," or bit 7 of the result is "1" when the data length flag (m) is "1.") It is cleared to "0" in all other cases. When the **BPL** or **BMI** instruction is executed, this flag determines whether the program causes a branch or not. Use the **SEP** instruction to set this flag to "1," and use the **CLP** instruction to clear it to "0."

Note: This flag is invalid in the decimal mode.

#### (9) Bits 10 to 8: Processor interrupt priority level (IPL)

These three bits can determine the processor interrupt priority level to one of levels 0 to 7. The interrupt is enabled when the interrupt priority level of a required interrupt, which is set in each interrupt control register, is higher than IPL. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request. There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating the processor status register with the **PUL** or **PLP** instruction. The contents of IPL is cleared to "0002" at reset.

#### 2.2 Bus interface unit

#### 2.2 Bus interface unit

A bus interface unit (BIU) is built-in between the central processing unit (CPU) and memory•I/O devices. BIU's function and operation are described below.

When externally connecting devices, refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

#### 2.2.1 Overview

Transfer operation between the CPU and memory•I/O devices is always performed via the BIU. Figure 2.2.1 shows the bus and bus interface unit (BIU).

- ① The BIU reads an instruction from the memory before the CPU executes it.
- ② When the CPU reads data from the memory•I/O device, the CPU first specifies the address from which data is read to the BIU. The BIU reads data from the specified address and passes it to the CPU.
- ③ When the CPU writes data to the memory•I/O device, the CPU first specifies the address to which data is written to the BIU and write data. The BIU writes the data to the specified address.
- To perform the above operations ① to ③, the BIU inputs and outputs the control signals, and control the bus.

#### 2.2 Bus interface unit




Fig. 2.2.1 Bus and bus interface unit (BIU)

#### 2.2 Bus interface unit

#### 2.2.2 Functions of bus interface unit (BIU)

The bus interface unit (BIU) consists of four registers shown in Figure 2.2.2. Table 2.2.1 lists the functions of each register.




Fig. 2.2.2 Register structure of bus interface unit (BIU)

Table 2.2.1 Functions of each register

Name	Functions
Program address register	Indicates the storage address for the instruction which is next taken into the
	instruction queue buffer.
Instruction queue buffer	Temporarily stores the instruction which has been taken in.
Data address register	Indicates the address for the data which is next read from or written to.
Data buffer	Temporarily stores the data which is read from the memory•I/O device by the
	BIU or which is written to the memory•I/O device by the CPU.

2.2 Bus interface unit

The CPU and the bus send or receive data via BIU because each operates based on different clocks (Note). The BIU allows the CPU to operate at high speed without waiting for access to the memory • I/O devices that require a long access time.

The BIU's functions are described bellow.

**Note:** The CPU operates based on  $\phi$ CPU. The period of  $\phi$ CPU is normally the same as that of  $\phi$ . The internal bus operates based on the  $\overline{E}$  signal. The period of the  $\overline{E}$  signal is twice that of  $\phi$  at a minimum.

#### (1) Reading out instruction (Instruction prefetch)

When the CPU does not require to read or write data, that is, when the bus is not in use, the BIU reads instructions from the memory and stores them in the instruction queue buffer. This is called instruction prefetch.

The CPU reads instructions from the instruction queue buffer and executes them, so that the CPU can operate at high speed without waiting for access to the memory which requires a long access time.

When the instruction queue buffer becomes empty or contains only 1 byte of an instruction, the BIU performs instruction prefetch. The instruction queue buffer can store instructions up to 3 bytes.

The contents of the instruction queue buffer is initialized when a branch or jump instruction is executed, and the BIU reads a new instruction from the destination address.

When instructions in the instruction queue buffer are insufficient for the CPU's needs, the BIU extends the pulse duration of clock  $\phi$ CPU in order to keep the CPU waiting until the BIU fetches the required number of instructions or more.

#### (2) Reading data from memory•I/O device

The CPU specifies the storage address of data to be read to the BIU's data address register, and requires data. The CPU waits until data is ready in the BIU.

The BIU outputs the address received from the CPU onto the address bus, reads contents at the specified address, and takes it into the data buffer.

The CPU continues processing, using data in the data buffer.

However, if the BIU uses the bus for instruction prefetch when the CPU requires to read data, the BIU keeps the CPU waiting.

#### (3) Writing data to memory•I/O device

The CPU specifies the address of data to be written to the BIU's data address register. Then, the CPU writes data into the data buffer. The BIU outputs the address received from the CPU onto the address bus and writes data in the data buffer into the specified address.


The CPU advances to the next processing without waiting for completion of BIU's write operation. However, if the BIU uses the bus for instruction prefetch when the CPU requires to write data, the BIU keeps the CPU waiting.


#### 2.2 Bus interface unit

#### (4) Bus control

To perform the above operations (1) to (3), the BIU inputs and outputs the control signals, and controls the address bus and the data bus. The cycle in which the BIU controls the bus and accesses the memory•I/O device is called the bus cycle. Table 2.2.2 shows the bus cycle at accessing the internal area.

Refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES" about the bus cycle at accessing the external devices.





2.2 Bus interface unit

#### 2.2.3 Operation of bus interface unit (BIU)

Figure 2.2.3 shows the basic operating waveforms of the bus interface unit (BIU).

About signals which are input/output externally when accessing external devices, refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

#### (1) When fetching instructions into the instruction queue buffer

- ① When the instruction which is next fetched is located at an even address, the BIU fetches 2 bytes at a time with the timing of waveform (a).
  - However, when accessing an external device which is connected with the 8-bit external data bus width (BYTE = "H"), only 1 byte is fetched.
- ② When the instruction which is next fetched is located at an odd address, the BIU fetches only 1 byte with the timing of waveform (a). The contents at the even address are not taken.

#### (2) When reading or writing data to and from the memory•I/O device

- ① When accessing a 16-bit data which begins at an even address, waveform (a) is applied. The 16 bits of data are accessed at a time.
- When accessing a 16-bit data which begins at an odd address, waveform (b) is applied. The 16 bits of data are accessed separately in 2 operations, 8 bits at a time. Invalid data is not fetched into the data buffer.
- ③ When accessing an 8-bit data at an even address, waveform (a) is applied. The data at the odd address is not fetched into the data buffer.
- When accessing an 8-bit data at an odd address, waveform (a) is applied. The data at the even address is not fetched into the data buffer.

For instructions that are affected by the data length flag (m) and the index register length flag (x), operation 1 or 2 is applied when flag m or x = "0"; operation 3 or 4 is applied when flag m or x = "1."



#### 2.2 Bus interface unit




Fig. 2.2.3 Basic operating waveforms of bus interface unit (BIU)

2.3 Access space

#### 2.3 Access space

Figure 2.3.1 shows the M37751's access space.

By combination of the program counter (PC), which is 16 bits of structure, and the program bank register (PG), a 16-Mbyte space from addresses 0<sub>16</sub> to FFFFFF<sub>16</sub> can be accessed. For details about access of an external area, refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

The memory and I/O devices are allocated in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions without discrimination of the memory from I/O devices.




Fig. 2.3.1 M37751's access space

## 2.3 Access space

#### 2.3.1 Banks

The access space is divided in units of 64 Kbytes. This unit is called "bank." The high-order 8 bits of address (24 bits) indicate a bank, which is specified by the program bank register (PG) or data bank register (DT). Each bank can be accessed efficiently by using an addressing mode that uses the data bank register (DT).

If the program counter (PC) overflows at a bank boundary, the contents of the program bank register (PG) is incremented by 1. If a borrow occurs in the program counter (PC) as a result of subtraction, the contents of the program bank register (PG) is decremented by 1. Normally, accordingly, the user can program without concern for bank boundaries.

SFR (Special Function Register), internal RAM, and internal ROM are assigned in bank 016. For details, refer to section "2.4 Memory assignment."

#### 2.3.2 Direct page

A 256-byte space specified by the direct page register (DPR) is called "direct page." A direct page is specified by setting the base address (the lowest address) of the area to be specified as a direct page into the direct page register (DPR).

By using a direct page addressing mode, a direct page can be accessed with less instruction cycles than otherwise.

Note: Refer also to section "2.1 Central processing unit."

2.4 Memory assignment

# 2.4 Memory assignment

This section describes the internal area's memory assignment. For more information about the external area, refer also to section "2.5 Processor modes."

#### 2.4.1 Memory assignment in internal area

SFR (Special Function Register), internal RAM, and internal ROM are assigned in the internal area. Figure 2.4.1 shows the internal area's memory assignment.

#### (1) SFR area

The registers for setting internal peripheral devices are assigned at addresses 0<sub>16</sub> to 7F<sub>16</sub>. This area is called SFR (Special Function Register). Figure 2.4.2 shows the SFR area's memory assignment. For each register in the SFR area, refer to each functional description in this manual. For the state of the SFR area immediately after a reset, refer to section "13.1.2 State of CPU, SFR area, and internal RAM area."

#### (2) Internal RAM area

The M37751M6C-XXXFP (See **Note**) assigns the 2048-byte static RAM at addresses 80<sub>16</sub> to 87F<sub>16</sub>. The internal RAM area is used as a stack area, as well as an area to store data. Accordingly, note that set the nesting depth of a subroutine and multiple interrupts' level not to destroy the necessary data.

#### (3) Internal ROM area

The M37751M6C-XXXFP (See **Note**) assigns the 48-Kbyte mask RAM at addresses 4000<sub>16</sub> to FFFF<sub>16</sub>. Its addresses FFD6<sub>16</sub> to FFFF<sub>16</sub> are the vector addresses, which are called the interrupt vector table, for reset and interrupts. In the microprocessor mode where use of the internal ROM area is inhibited, assign a ROM at addresses FFD6<sub>16</sub> to FFFF<sub>16</sub>.

Note: Refer to "Appendix 1. Memory assignment" for other products.

#### 2.4 Memory assignment




Fig. 2.4.1 Internal area's memory assignment

# 2.4 Memory assignment

Addre	99	Addres	8
016		4016	Count start register
116		4116	3
216	Port P0 register	4216	One-shot start register
316	Port P1 register	4316	
416	Port P0 direction register	4416	Up-down register
516	Port P1 direction register	4516	
616		4616	Timer A0 register
716		4716	
816	Port P2 direction register	4816	Timer A1 register
916		4916	-
A16	Port P4 register	4A16 4B16	Timer A2 register
B16 C16	Port P5 register Port P4 direction register	4C16	
D16	Port P5 direction register	4D16	Timer A3 register
E16	Port P6 register	4E16	
F16		4F16	Timer A4 register
1016		5016	Timer DO register
1116	Port P7 direction register	5116	Timer B0 register
1216	Port P8 register	5216	Timer B1 register
1316		5316	Timer DT register
1416	Port P8 direction register	5416	Timer B2 register
1516		5516	
1616		5616	Timer A0 mode register
1716		5716	Timer A1 mode register
1816		5816	Timer A2 mode register
1916		5916	Timer A3 mode register
1A16		5A16	Timer A4 mode register
1B16		5B16	Timer B0 mode register
1C16		5C16	Timer B1 mode register
1D16	A.D. and start and start of	5D16	Timer B2 mode register
1E16	A-D control register 0	5E16	Processor mode register 0
1F16	A-D control register 1	5F16	Processor mode register 1 Watchdog timer register
2016 2116	A-D register 0	6016 6116	Watchdog timer frequency select register
2216		6216	watchdog timer frequency select register
2316	A-D register 1	6316	
2416	-	6416	
2516	A-D register 2	6516	
2616		6616	
2716	A-D register 3	6716	
2816	A-D register 4	6816	
2916	A-D register 4	6916	
2A16	A-D register 5	6A16	
2B16	7. 2. 39iotoi 0	6B16	
2C16	A-D register 6	6C16	
2D16	-3	6D16	
2E16	A-D register 7	6E16	
2F16	0	6F16	
3016	UART0 transmit/receive mode register	7016	A-D conversion interrupt control register
3116	UART0 baud rate register (BRG0)	7116	UART0 transmit interrupt control register
3216	UART0 transmit buffer register	7216 7316	UART0 receive interrupt control register UART1 transmit interrupt control register
3316	LIAPTO transmit/receive control register 0	7316 7416	
3416 3516		7416 7516	UART1 receive interrupt control register Timer A0 interrupt control register
3616		7616	Timer At interrupt control register  Timer A1 interrupt control register
3716	UART0 receive buffer register	7716	Timer A2 interrupt control register
3816	UART1 transmit/receive mode register	7816	Timer A3 interrupt control register
3916	UART1 baud rate register (BRG1)	7916	Timer A4 interrupt control register
3A16		7A16	Timer B0 interrupt control register
3B16	UART1 transmit buffer register	7B16	Timer B1 interrupt control register
3C16	UART1 transmit/receive control register 0	7C16	Timer B2 interrupt control register
3D16	UART1 transmit/receive control register 1	7D16	INTo interrupt control register
3E16	UART1 receive buffer register	7E16	INT1 interrupt control register
3F16	C. II. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7F16	INT2 interrupt control register

Fig. 2.4.2 SFR area's memory map

#### 2.5 Processor modes

#### 2.5 Processor modes

The M37751 can operate in 3 processor modes: single-chip mode, memory expansion mode, and microprocessor mode. Some pins' functions, memory assignment, and access space vary according to the processor modes. This section describes the differences between the processor modes. Figure 2.5.1 shows a memory assignment in each processor mode.




Fig. 2.5.1 Memory assignment in each processor mode for M37751M6C-XXXFP

2.5 Processor modes

#### 2.5.1 Single-chip mode

Use this mode when not using external devices. In this mode, ports P0 to P8 function as programmable I/O ports (when using an internal peripheral device, they function as its I/O pins).

In the single-chip mode, only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

#### 2.5.2 Memory expansion and microprocessor modes

Use these modes when connecting devices externally. In these modes, an external device can be connected to any required location in the 16-Mbyte access space. For access to external devices, refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

The memory expansion and microprocessor modes have the same functions except for the following:

- •In the microprocessor mode, access to the internal ROM area is disabled by force, and the internal ROM area is handled as an external area.
- •In the microprocessor mode, port P42 always functions as the clock  $\phi_1$  output pin.

In the memory expansion and microprocessor modes, P0 to P3, P40, and P41 function as the I/O pins for the signals required for accessing external devices. Consequently, these pins cannot be used as programmable I/O ports.

If an external device is connected with an area with which the internal area overlaps, when this overlapping area is read, data in the internal area is taken in the CPU, but data in the external area is not taken in. If data is written to an overlapping area, the data is written to the internal area, and a signal is output externally at the same timing as writing to the internal area.

Figure 2.5.2 shows a pin configuration in each processor mode. Table 2.5.1 lists the functions of P0 to P4 in each processor mode.

For the function of each pin, refer to section "1.3 Pin description," "Chapter 3. INPUT/OUTPUT PINS," and "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."



#### 2.5 Processor modes




Fig. 2.5.2 Pin configuration in each processor mode (top view)

2.5 Processor modes

Table 2.5.1 Functions of ports P0 to P4 in each processor mode

Processor modes Pins		Memory expansion/Microprocessor mode
P0	P: Functions as a programmable I/O port.	
P1	P: Functions as a programmable I/O port.	When external data bus width is 16 bits (BYTE = "L")  \[ \sum_{A_8 - A_{15}} \sum_{D(odd)} \sum_{D(odd)} \]  \[ D \text{ (odd): Data at odd address} \]  When external data bus width is 8 bits (BYTE = "H")  \[ \sum_{A_8 - A_{15}} \sum_{D(odd)} \sum_{D(odd)} \]
P2	P: Functions as a programmable I/O port.	When external data bus width is 16 bits (BYTE = "L")  A <sub>16</sub> - A <sub>23</sub> \ D(even) \ D (even): Data at even address  When external data bus width is 8 bits (BYTE = "H")  A <sub>16</sub> - A <sub>23</sub> \ D \ D: Data
P3	P: Functions as a programmable I/O port.	P3 <sub>3</sub>
P4	P: Functions as a programmable I/O port. (Note 1)	P43 – P47 P  P: Functions as a programmable I/O port.  P42

Notes 1: P42 also functions as the clock \$\phi\_1\$ output pin. (Refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES.")

<sup>2:</sup> P4₂ functions as a programmable I/O port in the memory expansion mode, and that functions as the clock φ₁ output pin by software selection. (Refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES.")

<sup>3:</sup> This table lists a switch of pins' functions by switching the processor mode. Refer to the following section about the input/output timing of each signal:

<sup>•&</sup>quot;Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

<sup>•&</sup>quot;Chapter 15. ELECTRICAL CHARACTERISTICS."

#### 2.5 Processor modes

#### 2.5.3 Setting processor modes

The voltage supplied to the CNVss pin and the processor mode bits (bits 1 and 0 at address 5E<sub>16</sub>) set the processor mode.

#### •When Vss level is supplied to CNVss pin

After a reset, the microcomputer starts operating in the single-chip mode. The processor mode is switched by the processor mode bits after the microcomputer starts operating. When the processor mode bits are set to "012," the microcomputer enters the memory expansion mode; when these bits are set to "102," the microcomputer enters the microprocessor mode.

The processor mode is switched at the rising edge of signal  $\overline{E}$  after writing to the processor mode bits. Figure 2.5.3 shows the timing when pin functions are switched by switching the processor mode from the single-chip mode to the memory expansion or microprocessor mode with the processor mode bits. When the processor mode is switched during the program execution, the contents of the instruction queue buffer is not initialized. (Refer to "Appendix 9. Q & A.")

#### ●When Vcc level is supplied to CNVss pin

After a reset, the microcomputer starts operating in the microprocessor mode. In this case, the microcomputer cannot operate in the other modes. (Fix the processor mode bits to "102.")

Table 2.5.2 lists the methods for setting processor modes. Figure 2.5.4 shows the structure of processor mode register 0 (address 5E<sub>16</sub>).




Fig. 2.5.3 Timing when pin functions are switched

2.5 Processor modes

Table 2.5.2 Methods for setting processor modes

Processor mode	CNVss pin level	Processor mode bits	
		b1	b0
Single-chip mode	Vss (0 V) ( <b>Note 1</b> )	0	0
Memory expansion mode	Vss (0 V) (Note 1)	0	1
Microprocessor mode	Vss (0 V) ( <b>Note 1</b> )	1	0
	Vcc (5 V) ( <b>Note 2</b> )		

- **Notes 1:** The microcomputer starts operating in the single-chip mode after a reset. The microcomputer can be switched to the other processor modes by setting the processor mode bits.
  - 2: The microcomputer starts operating in the microprocessor mode after a reset. The microcomputer cannot operate in the other modes, so that fix the processor mode bits as follows:

    •b1 = "1" and b0 = "0."




Fig. 2.5.4 Structure of processor mode register 0

#### 2.5 Processor modes

#### [Precautions when operating in single-chip mode]

The bus cycle select bits (bits 4 and 5 at address  $5F_{16}$ ) is not used in the single-chip mode. However, do not make those bits state of not selected in all cases. Especially in low-speed running, rewrite both bits at the same time to "01<sub>2</sub>," "10<sub>2</sub>" or "11<sub>2</sub>." These bits are cleared to "00<sub>2</sub>" at reset.




Fig. 2.5.5 Structure of processor mode register 1



- 3.1 Programmable I/O ports
- 3.2 I/O pins of internal peripheral devices

#### 3.1 Programmable I/O ports

This chapter describes the programmable I/O ports in the single-chip mode. For P0 to P4, which change their functions according to the processor mode, refer also to the section "2.5 Processor modes" and "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

## 3.1 Programmable I/O ports

The 7751 Group has 68 programmable I/O ports, P0 to P8.

The programmable I/O ports have direction registers and port registers in the SFR area. Figure 3.1.1 shows the memory map of direction registers and port registers.

P4<sub>2</sub> and P5 to P8 also function as the I/O pins of the internal peripheral devices. For the functions, refer to the section "3.2 I/O pins of internal peripheral devices" and relevant sections of each internal peripheral devices.




Fig. 3.1.1 Memory map of direction registers and port registers

## 3.1 Programmable I/O ports

#### 3.1.1 Direction register

This register determines the input/output direction of the programmable I/O port. Each bit of this register corresponds one for one to each pin of the microcomputer.

Figure 3.1.2 shows the structure of port Pi (i = 0 to 8) direction register.




Fig. 3.1.2 Structure of port Pi (i = 0 to 8) direction register

#### 3.1 Programmable I/O ports

#### 3.1.2 Port register

Data is input/output to/from externals by writing/reading data to/from the port register. The port register consists of a port latch which holds the output data and a circuit which reads the pin state. Each bit of the port register corresponds one for one to each pin of the microcomputer. Figure 3.1.3 shows the structure of the port Pi (i = 0 to 8) register.

#### • When outputting data from programmable I/O ports set to output mode

- ① By writing data to the corresponding bit of the port register, the data is written into the port latch.
- 2 The data is output from the pin according to the contents of the port latch.

By reading the port register of a port set to output mode, the contents of the port latch is read out, instead of the pin state. Accordingly, the output data is correctly read without being affected by an external load. (Refer to Figures 3.1.4 and 3.1.5.)

#### • When inputting data from programmable I/O ports set to input mode

- ① The pin which is set to input mode enters the floating state.
- ② By reading the corresponding bit of the port register, the data which is input from the pin can be read out.

By writing data to the port register of a programmable I/O port set to input mode, the data is only written into the port latch and is not output to externals. The pin retains floating.

# 3.1 Programmable I/O ports




Fig. 3.1.3 Port Pi (i = 0 to 8) register structure

#### 3.1 Programmable I/O ports

Figures 3.1.4 and 3.1.5 show the port peripheral circuits.




Fig. 3.1.4 Port peripheral circuits (1)

3.1 Programmable I/O ports




Fig. 3.1.5 Port peripheral circuits (2)

## 3.2 I/O pins of internal peripheral devices

# 3.2 I/O pins of internal peripheral devices (P42, P5-P8)

P4<sub>2</sub> and P5 to P8 also function as the I/O pins of the internal peripheral devices. Table 3.2.1 lists I/O pins for the internal peripheral devices.

For their functions, refer to relevant sections of each internal peripheral device. For the clock  $\phi_1$  output pin, refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES."

Table 3.2.1 I/O pins for internal peripheral devices

Port	I/O pins for internal peripheral devices
P4 <sub>2</sub>	Clock $\phi_1$ output pin
P5	I/O pins of Timer A
P60, P61	
P62 to P64	Input pins of external interrupts
P65 to P67	Input pins of Timer B
P7	Input pins of A-D converter
P8	I/O pins of Serial I/O

# CHAPTER 4 INTERRUPTS

- 4.1 Overview
- 4.2 Interrupt sources
- 4.3 Interrupt control
- 4.4 Interrupt priority level
- 4.5 Interrupt priority level detection circuit
- 4.6 Interrupt priority level detection time
- 4.7 Sequence from acceptance of interrupt request to execution of interrupt routine
- 4.8 Return from interrupt routine
- 4.9 Multiple interrupts
- 4.10 External interrupts (INT: interrupt)
- 4.11 Precautions when using interrupts

#### 4.1 Overview

The suspension of the current operation in order to perform another operation owing to a certain factor is referred to as "Interrupt." This chapter describes the interrupts.

#### 4.1 Overview

The M37751 has 19 interrupt sources to generate interrupt requests.

Figure 4.1.1 shows the interrupt processing sequence.

When an interrupt request is accepted, a branch is made to the start address of the interrupt routine set in the interrupt vector table (addresses FFD6<sub>16</sub> to FFFF<sub>16</sub>). Set the start address of each interrupt routine at each interrupt vector address in the interrupt vector table.




Fig. 4.1.1 Interrupt processing sequence

#### 4.1 Overview

When an interrupt request is accepted, the contents of the registers listed below immediately preceding the acceptance of the interrupt request are automatically saved to the stack area in order of registers  $0 \rightarrow 2 \rightarrow 3$ .

- ① Program bank register (PG)
- ② Program counter (PC<sub>L</sub>, PC<sub>H</sub>)
- ③ Processor status register (PS<sub>L</sub>, PS<sub>H</sub>)

Figure 4.1.2 shows the state of the stack area just before entering the interrupt routine.

Execute the **RTI** instruction at the end of this interrupt routine to return to the routine that the microcomputer was executing before the interrupt request was accepted. As the **RTI** instruction is executed, the register contents saved in the stack area are restored in order of registers  $3\rightarrow 2\rightarrow 1$ , and a return is made to the routine executed before the acceptance of interrupt request and processing is resumed from it.

When an interrupt request is accepted and the **RTI** instruction is executed, the only above registers ① to ③ are automatically saved and restored. When there are any other registers of which contents are necessary to be kept, use software to save and restore them.




Fig. 4.1.2 State of stack area just before entering interrupt routine

## 4.2 Interrupt sources

# 4.2 Interrupt sources

Table 4.2.1 lists the interrupt sources and the interrupt vector addresses. When programming, set the start address of each interrupt routine at the vector addresses listed in this table.

Table 4.2.1 Interrupt sources and interrupt vector addresses

Interrupt source	Interrupt vector address		Remarks
	High-order	Low-order	
	address	address	
Reset	FFFF <sub>16</sub>	FFFE <sub>16</sub>	Non-maskable
Zero division	FFFD <sub>16</sub>	FFFC <sub>16</sub>	Non-maskable software interrupt
BRK instruction	FFFB <sub>16</sub>	FFFA <sub>16</sub>	Non-maskable software interrupt
DBC (Note)	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	Not used usually
Watchdog timer	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	Non-maskable interrupt
ĪNT <sub>0</sub>	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	External interrupt due to INTo pin input signal
INT <sub>1</sub>	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	External interrupt due to INT <sub>1</sub> pin input signal
ĪNT <sub>2</sub>	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	External interrupt due to INT2 pin input signal
Timer A0	FFEF <sub>16</sub>	FFEE <sub>16</sub>	Internal interrupt from Timer A0
Timer A1	FFED <sub>16</sub>	FFEC <sub>16</sub>	Internal interrupt from Timer A1
Timer A2	FFEB <sub>16</sub>	FFEA <sub>16</sub>	Internal interrupt from Timer A2
Timer A3	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	Internal interrupt from Timer A3
Timer A4	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	Internal interrupt from Timer A4
Timer B0	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	Internal interrupt from Timer B0
Timer B1	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	Internal interrupt from Timer B1
Timer B2	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	Internal interrupt from Timer B2
UART0 receive	FFDF <sub>16</sub>	FFDE <sub>16</sub>	Internal interrupt from UART0
UART0 transmit	FFDD <sub>16</sub>	FFDC <sub>16</sub>	
UART1 receive	FFDB <sub>16</sub>	FFDA <sub>16</sub>	Internal interrupt from UART1
UART1 transmit	FFD9 <sub>16</sub>	FFD8 <sub>16</sub>	
A-D conversion	FFD7 <sub>16</sub>	FFD6 <sub>16</sub>	Internal interrupt from A-D converter

Note: The DBC interrupt source is used exclusively for debugger control.

Table 4.2.2 lists occurrence factors of internal interrupt request, which occur due to internal operation.

Table 4.2.2 Occurrence factors of internal interrupt request

Interrupt	Interrupt request occurrence factors
Zero division	Occurs when "0" is specified as the divisor for the <b>DIV</b> instruction (Division instruction).
interrupt	(Refer to "7751 Series Software Manual.")
<b>BRK</b> instruction	Occurs when the BRK instruction is executed.
interrupt	(Refer to "7751 Series Software Manual.")
Watchdog timer	Occurs when the most significant bit of the watchdog timer becomes "0."
interrupt	(Refer to "Chapter 9. WATCHDOG TIMER.")
Timer Ai interrupt	Differs according to the timer Ai's operating modes.
(i = 0 to 4)	(Refer to "Chapter 5. TIMER A.")
Timer Bi interrupt	Differs according to the timer Bi's operating modes.
(i = 0  to  2)	(Refer to "Chapter 6. TIMER B.")
UARTi receive	Occurs at serial data reception. (Refer to "Chapter 7. SERIAL I/O.")
interrupt $(i = 0, 1)$	
UARTi transmit	Occurs at serial data transmission. (Refer to "Chapter 7. SERIAL I/O.")
interrupt $(i = 0, 1)$	G G
A-D conversion	Occurs when A-D conversion is completed. (Refer to "Chapter 8. A-D CONVERTER.")
interrupt	

#### 4.3 Interrupt control

#### 4.3 Interrupt control

The enabling and disabling of maskable interrupts are controlled by the following:

- •Interrupt request bit
- •Interrupt priority level select bits
- Processor interrupt priority level (IPL)
- •Interrupt disable flag (I)

The interrupt disable flag (I) and the processor interrupt priority level (IPL) are assigned to the processor status register (PS). The interrupt request bit and the interrupt priority level select bits are assigned to the interrupt control register of each interrupt.

Figure 4.3.1 shows the memory assignment of the interrupt control registers, and Figure 4.3.2 shows their structure.

- Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.
- ●Non-maskable interrupt (including Zero division, BRK instruction, Watchdog timer interrupts):

  An interrupt which is certain to be accepted when its request occurs. These interrupts do not have their interrupt control registers and are independent of the interrupt disable flag (I).

Address		l
7016	A-D conversion interrupt control register	l
<b>71</b> 16	UART0 transmit interrupt control register	l
7216	UART0 receive interrupt control register	l
7316	UART1 transmit interrupt control register	l
<b>74</b> 16	UART1 receive interrupt control register	l
7516	Timer A0 interrupt control register	l
<b>76</b> 16	Timer A1 interrupt control register	l
7716	Timer A2 interrupt control register	l
7816	Timer A3 interrupt control register	l
7916	Timer A4 interrupt control register	l
7A <sub>16</sub>	Timer B0 interrupt control register	l
7B <sub>16</sub>	Timer B1 interrupt control register	l
7C <sub>16</sub>	Timer B2 interrupt control register	l
7D <sub>16</sub>	INT <sub>0</sub> interrupt control register	l
7E <sub>16</sub>	INT <sub>1</sub> interrupt control register	l
<b>7F</b> 16	INT2 interrupt control register	l

Fig. 4.3.1 Memory assignment of interrupt control registers




Fig. 4.3.2 Structure of interrupt control register

#### 4.3 Interrupt control

#### 4.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to "1," all maskable interrupts are disabled; when the flag is cleared to "0," those interrupts are enabled. Because this flag is set to "1" at reset, clear the flag to "0" when enabling interrupts.

#### 4.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to "1." The bit remains set to "1" until the interrupt request is accepted, and it is cleared to "0" when the interrupt request is accepted.

This bit also can be set to "0" or "1" by software.

For the  $INT_i$  interrupt request bit (i = 0 to 2), when using the  $INT_i$  interrupt with level sense, the bit is ignored.

#### 4.3.3 Interrupt priority level select bits and processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt. Use the **SEB** or **CLB** instruction to set these bits.

When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition. Accordingly, an interrupt can be disabled by setting its interrupt priority level to 0.

Each interrupt priority level > Processor interrupt priority level (IPL)

Table 4.3.1 lists the setting of interrupt priority level, and Table 4.3.2 lists the interrupt enabled level corresponding to IPL contents.

All the interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are accepted only when the following conditions are satisfied.

- •Interrupt disable flag (I) = "0"
- •Interrupt request bit = "1"
- •Interrupt priority level > Processor interrupt priority level (IPL)

# 4.3 Interrupt control

Table 4.3.1 Setting of interrupt priority level

Interrupt p	Interrupt priority level select bits		Interrupt priority level	Priority
b2	b1	b0		
0	0	0	Level 0 (Interrupt disabled)	_
0	0	1	Level 1	Low
0	1	0	Level 2	1
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	\
1	1	0	Level 6	ν
1	1	1	Level 7	High

Table 4.3.2 Interrupt enabled level corresponding to IPL contents

IPL <sub>2</sub>	IPL₁	IPL₀	Enabled interrupt priority level
0	0	0	Enable level 1 and above interrupts.
0	0	1	Enable level 2 and above interrupts.
0	1	0	Enable level 3 and above interrupts.
0	1	1	Enable level 4 and above interrupts.
1	0	0	Enable level 5 and above interrupts.
1	0	1	Enable level 6 and level 7 interrupts.
1	1	0	Enable only level 7 interrupt.
1	1	1	Disable all maskable interrupts.

IPL<sub>0</sub>: Bit 8 in processor status register (PS) IPL<sub>1</sub>: Bit 9 in processor status register (PS) IPL<sub>2</sub>: Bit 10 in processor status register (PS)

#### 4.4 Interrupt priority level

# 4.4 Interrupt priority level

When two or more interrupt requests are detected at the same sampling timing, at which whether an interrupt request exists or not is checked, in the case of the interrupt disable flag (I) = "0" (interrupts enabled); they are accepted in order of priority levels, with the highest priority interrupt request accepted first.

Among a total of 19 interrupt sources, the user can set the desired priority levels for 16 interrupt sources except software interrupts (zero division and **BRK** instruction interrupts) and the watchdog timer interrupt. Use the interrupt priority level select bits to set their priority levels. Additionally, the reset, which is handled as one that has the highest priority of all interrupts, and the watchdog timer interrupt have their priority levels set by hardware. Figure 4.4.1 shows the interrupt priority levels set by hardware.

Note that software interrupts are not affected by interrupt priority levels. Whenever the instruction is executed, a branch is certain to be made to the interrupt routine.




Fig. 4.4.1 Interrupt priority levels set by hardware

# 4.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit selects the interrupt having the highest priority level when more than one interrupt request occurs at the same sampling timing. Figure 4.5.1 shows the interrupt priority level detection circuit.




Fig. 4.5.1 Interrupt priority level detection circuit

#### 4.5 Interrupt priority level detection circuit

The following explains the operation of the interrupt priority detection circuit using Figure 4.5.2.

The interrupt priority level of a requested interrupt (Y in Figure 4.5.2) is compared with the resultant priority level sent from the preceding comparator (X in Figure 4.5.2); whichever interrupt of the higher priority level is sent to the next comparator (Z in Figure 4.5.2). (Initial comparison value is "0.") For interrupts for which no interrupt request occurs, the priority level sent from the preceding comparator is forwarded to the next comparator. When the two priority levels are found the same by comparison, the priority level sent from the preceding comparator is forwarded to the next comparator. Accordingly, when the same priority level is set by software, the interrupt requests are subject to the following relation about priority:

A-D conversion > UART1 transmit > UART1 receive > UART0 transmit > UART0 receive > Timer B2 > Timer B1 > Timer B0 > Timer A4 > Timer A3 > Timer A2 > Timer A1 > Timer A0 > INT<sub>2</sub> > INT<sub>1</sub> > INT<sub>0</sub>

Among the multiple interrupt requests sampled at the same time, one that has the highest priority level is detectedd by the above comparison.

Then this highest interrupt priority level is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than the processor interrupt priority level (IPL) and the interrupt disable flag (I) is "0," the interrupt request is accepted. A interrupt request which is not accepted here is retained until it is accepted or its interrupt request bit is cleared to "0" by software.

The interrupt priority is detected when the CPU fetches an op code, which is called the CPU's op-code fetch cycle. However, when an op-code fetch cycle is generated during detection of an interrupt priority, new detection of that does not start. (Refer to Figure 4.6.1.) Since the state of the interrupt request bit and interrupt priority levels are latched during detection of interrupt priority, even if the bit state and priority levels change, the detection is performed on the previous state before it has changed.




Fig. 4.5.2 Interrupt priority level detection model

## 4.6 Interrupt priority level detection time

After sampling had started, an interrupt priority level detection time has elapses before an interrupt request is accepted. The interrupt priority level detection time can be selected by software. Figure 4.6.1 shows the interrupt priority level detection time.

As the interrupt priority level detection time, normally select "2 cycles of internal clock  $\phi$ ."




Fig. 4.6.1 Interrupt priority level detection time

#### 4.7 Sequence from acceptance of interrupt request to execution of interrupt routine

## 4.7 Sequence from acceptance of interrupt request to execution of interrupt routine

The sequence from the acceptance of interrupt request to the execution of the interrupt routine is described below.

When an interrupt request is accepted, the interrupt request bit which corresponds to the accepted interrupt is cleared to "0," and then the interrupt processing starts from the next cycle of completion of the instruction which is being executed at accepting the interrupt request. Figure 4.7.1 shows the sequence from acceptance of interrupt request to execution of interrupt routine.

After execution of an instruction at accepting the interrupt request is completed, an INTACK (Interrupt Acknowledge) sequence is executed, and a branch is made to the start address of the interrupt routine allocated in addresses 0<sub>16</sub> to FFFF<sub>16</sub>.

The INTACK sequence is automatically performed in the following order.

- ① The contents of the program bank register (PG) just before performing the INTACK sequence are stored to stack.
- ② The contents of the program counter (PC) just before performing the INTACK sequence are stored to stack.
- 3 The contents of the processor status register (PS) just before performing the INTACK sequence is stored to stack.
- 4 The interrupt disable flag (I) is set to "1."
- § The interrupt priority level of the accepted interrupt is set into the processor interrupt priority level (IPL).
- © The contents of the program bank register (PG) are cleared to "00<sub>16</sub>," and the contents of the interrupt vector address are set into the program counter (PC).

Performing the INTACK sequence requires at least 15 cycles of internal clock  $\phi$ . Figure 4.7.2 shows the INTACK sequence timing.

Execution is started beginning with an instruction at the start address of the interrupt routine after completing the INTACK sequence.




Fig. 4.7.1 Sequence from acceptance of interrupt request to execution of interrupt routine




Fig. 4.7.2 INTACK sequence timing (at minimum)

#### 4.7 Sequence from acceptance of interrupt request to execution of interrupt routine

#### 4.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the interrupt priority level of the accepted interrupt. This results in easy control of multiple interrupts. (Refer to section "4.9 Multiple interrupts.")

When at reset or the watchdog timer or the software interrupt is accepted, the value shown in Table 4.7.1 is set in the IPL.

Table 4.7.1 Change in IPL at interrupt request acceptance

Interrupt source	Change in IPL
Reset	Level 0 ("000 <sub>2</sub> ") is set.
Watchdog timer	Level 7 ("111 <sub>2</sub> ") is set.
Zero division	No change
BRK instruction	No change
Other interrupts	Interrupt priority level of the accepted interrupt request is set.

#### 4.7.2 Storing registers

The register storing operation performed during INTACK sequence depends on whether the contents of the stack pointer (S) at accepting interrupt request are even or odd.

When the contents of the stack pointer (S) are even, the contents of the program counter (PC) and the processor status register (PS) are stored as a 16-bit unit simultaneously at each other. When the contents of the stack pointer (S) are odd, they are stored with twice by an 8-bit unit for each. Figure 4.7.3 shows the register storing operation.

In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are stored to the stack area. The other necessary registers must be stored by software at the beginning of the interrupt routine.

Using the PSH instruction can store all CPU registers except the stack pointer (S).




Fig. 4.7.3 Register storing operation

## 4.8 Return from interrupt routine 4.9 Multiple interrupts

## 4.8 Return from interrupt routine

When the RTI instruction is executed at the end of the interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) immediately before performing the INTACK sequence, which were saved to the stack area, are automatically restored, and control returns to the routine executed before the acceptance of interrupt request and processing is resumed from it left off. For any register that is saved by software in the interrupt routine, restore it with the same data length and same register length as it was saved by using the PUL instruction and others before executing the RTI instruction.

## 4.9 Multiple interrupts

When a branch is made to the interrupt routine, the microcomputer becomes the following situation:

- •Interrupt disable flag (I) = "1" (interrupts disabled)
- •Interrupt request bit of the accepted interrupt = "0"
- •Processor interrupt priority level (IPL) = interrupt priority level of the accepted interrupt

Accordingly, as long as the IPL remains unchanged, the microcomputer can accept the interrupt request that has higher priority than the interrupt request being executed now by clearing the interrupt disable flag (I) to "0" in the interrupt routine. This is multiple interrupts.

Figure 4.9.1 shows the multiple interrupt mechanism.

The interrupt requests that have not been accepted owing to their low priority levels are retained. When the RTI instruction is executed, the interrupt priority level of the routine that the microcomputer was executing before accepting the interrupt request is restored to the IPL. Therefore, one of the interrupt requests being retained is accepted when the following condition is satisfied at next detection of interrupt priority level:

Interrupt priority level of interrupt request being retained > Processor interrupt priority level (IPL)




Fig. 4.9.1 Multiple interrupt mechanism

## 4.10 External interrupts (INT: interrupt)

# 4.10 External interrupts (INT: interrupt)

An external interrupt request occurs by input signals to the  $\overline{\text{INT}_i}$  (i = 0 to 2) pin. The occurrence factor of interrupt request can be selected by the level sense/edge sense select bit and the polarity select bit (bits 5 and 4 at addresses 7D<sub>16</sub> to 7F<sub>16</sub>) shown in Figure 4.10.1. Table 4.10.1 lists the occurrence factor of  $\overline{\text{INT}_i}$  interrupt request.

When using  $P6_2/INT_0$  to  $P6_4/INT_2$  pins as input pins of external interrupts, set the corresponding bits at address  $10_{16}$  (port P6 direction register) to "0." (Refer to Figure 4.10.2.)

The signals input to the  $\overline{\text{INT}_i}$  pin require "H" or "L" level width of 250 ns or more independent of the  $f(X_{IN})$ . Additionally, even when using the pins  $P6_2/\overline{\text{INT}_0}$  to  $P6_4/\overline{\text{INT}_2}$  as the input pins of external interrupt, the user can obtain the pin's state by reading bits 2 to 4 at address  $E_{16}$  (port P6 register).

**Note:** When selecting an input signal's falling or "L" level as the occurrence factor of an interrupt request, make sure that the input signal is held "L" for 250 ns or more. When selecting an input signal's rising or "H" level as that, make sure that the input signal is held "H" for 250 ns or more.

Table 4.10.1 Occurrence factor of INT interrupt request

b5	b4	INT: interrupt request occurrence factor
0	0	Interrupt request occurs at falling of the signal input to the INT; pin (edge sense).
0	1	Interrupt request occurs at rising of the signal input to the INT; pin (edge sense).
1	0	Interrupt request occurs while the INT; pin level is "H" (level sense).
1	1	Interrupt request occurs while the INT; pin level is "L" (level sense).

The INT<sub>i</sub> interrupt request occurs by always detecting the INT<sub>i</sub> pin's state. Accordingly, when the user does not use the INT<sub>i</sub> interrupt, set the INT<sub>i</sub> interrupt's priority level to level 0.




Fig. 4.10.1 Structure of INT: (i=0 to 2) interrupt control register

# 4.10 External interrupts (INT: interrupt)




Fig. 4.10.2 Relationship between port P6 direction register and input pins of external interrupt

#### 4.10.1 Function of INT; interrupt request bit

#### (1) Selecting edge sense mode

The interrupt request bit has the same function as that of internal interrupts. That is, when an interrupt request occurs, the interrupt request bit is set to "1." The bit remains set to "1" until the interrupt request is accepted; it is cleared to "0" when the interrupt request is accepted. By software, this bit also can be set to "0" in order to clear the interrupt request or "1" in order to generate the interrupt request.

#### (2) Selecting level sense mode

The INT: interrupt request bit becomes ignored.

In this case, the interrupt request occurs continuously while the level of the INT<sub>i</sub> pin is valid level\*1. When the INT<sub>i</sub> pin level changes from the valid level to the invalid level\*2 before the INT<sub>i</sub> interrupt request is accepted, this interrupt request is not retained. (Refer to Figure 4.10.4.)

**Valid level\***<sup>1</sup>: This means the level which is selected by the polarity select bit (bit 4 at addresses 7D<sub>16</sub> to 7F<sub>16</sub>).

Invalid level\*2: This means the reversed level of a valid level.




Fig. 4.10.3 Circuit of INT: Interrupt

# 4.10 External interrupts (INT: interrupt)




Fig. 4.10.4 Occurrence of INT: interrupt request in level sense mode

#### 4.10.2 Switch of occurrence factor of INT; interrupt request

To switch the occurrence factor of  $\overline{INT_i}$  interrupt request from the level sense to the edge sense, set the  $\overline{INT_i}$  interrupt control register in the sequence shown in Figure 4.10.5 (1). To change the polarity, set the  $\overline{INT_i}$  interrupt control register in the sequence shown in Figure 4.10.5 (2).




Fig. 4.10.5 Switching flow of occurrence factor of INT; interrupt request

## 4.11 Precautions when using interrupts

## 4.11 Precautions when using interrupts

To change the interrupt priority level select bits (bits 0 to 2 at addresses  $70_{16}$  to  $7F_{16}$ ), 2 to 7 cycles of  $\phi$  are required after executing an write-instruction until completion of the interrupt priority level's change. Accordingly, it is necessary to reserve enough time by software when changing the interrupt priority level of which interrupt source is the same within a very short execution time consisting of a few instructions. Figure 4.11.1 shows a program example to reserve time required for changing interrupt priority level. The time for change depends on the interrupt priority detection timer select bits (bits 4 and 5 at address  $5E_{16}$ ). Table 4.11.1 lists the relation between the number of instructions to be inserted with program example of Figure 4.11.1 and the interrupt priority detection time select bits.

LDM.B #0XH, 007XH; Write to interrupt priority level select bits

NOP ; Insert NOP instruction (Note)

NOP

NOP ;

LDM.B #0XH, 007XH; Write to interrupt priority level select bits

**Note:** All instructions (other than instructions for writing to address 7X16) which have the same cycles as **NOP** instruction can also be inserted. Confirm the number of instructions to be inserted by Table 4.11.1.

Fig. 4.11.1 Program example to reserve time required for changing interrupt priority level

Table 4.11.1 Relation between number of instructions to be inserted with program example of Figure 4.11.1 and interrupt priority detection time select bits

Interrupt priority detection	n time select bits (Note)	Interrupt priority level	Number of inserted	
b5	b4	detection time	instructions	
0	0	7 cycles of $\phi$	NOP instruction 4 or more	
0	1	4 cycles of $\phi$	NOP instruction 2 or more	
1	0	2 cycles of $\phi$	NOP instruction 1 or more	
1	1	Do not select.		

Note: We recommend [b5 = "1", b4 = "0"].

# CHAPTER 5

# TIMER A

- 5.1 Overview
- 5.2 Block description
- 5.3 Timer mode
- 5.4 Event counter mode
- 5.5 One-shot pulse mode
- 5.6 Pulse width modulation (PWM) mode

#### 5.1 Overview

Timer A is used primarily for output to externals. It consists of five counters, timers A0 to A4, each equipped with a 16-bit reload function. Timers A0 to A4 operate independently of one another.

### 5.1 Overview

Timer Ai (i = 0 to 4) has four operating modes listed below. Except for the event counter mode, Timers A0 to A4 all have the same functions.

#### • Timer mode

The timer counts an internally generated count source. Following functions can be used in this mode:

- •Gate function
- •Pulse output function

#### Event counter mode

The timer counts an external signal. Following functions can be used in this mode:

- •Pulse output function
- •Two-phase pulse signal processing function (Timers A2, A3, and A4)

#### • One-shot pulse mode

The timer outputs a pulse which has an arbitrary width once.

#### • Pulse width modulation (PWM) mode

Timer outputs pulses which have an arbitrary width in succession. The timer functions as which pulse width modulator as follows:

- •16-bit pulse width modulator
- •8-bit pulse width modulator

# 5.2 Block description

Figure 5.2.1 shows the block diagram of Timer A. Explanation of relevant registers to Timer A is described below.




Fig. 5.2.1 Block diagram of Timer A

## 5.2 Block description

#### 5.2.1 Counter and reload register (timer Ai register)

Each of timer Ai counter and reload register consists of 16 bits.

The counter down-counts each time the count source is input. In the event counter mode, it can also function as an up-counter.

The reload register is used to store the initial value of the counter. When the counter underflows or overflows, the reload register's contents are reloaded into the counter.

Values are set to the counter and reload register by writing a value to the timer Ai register. Table 5.2.1 lists the memory assignment of the timer Ai register.

The value written into the timer Ai register when counting is not in progress is set to the counter and reload register. The value written into the timer Ai register when counting is in progress is set to only the reload register. In this case, the reload register's updated contents are transferred to the counter at the next reload time. The value got when reading out the timer Ai register varies according to the operating mode. Table 5.2.2 lists reading and writing from and to the timer Ai register.

Table 5.2.1 Memory assignment of timer Ai register

Timer Ai register	High-order byte	Low-order byte
Timer A0 register	Address 47 <sub>16</sub>	Address 46 <sub>16</sub>
Timer A1 register	Address 49 <sub>16</sub>	Address 48 <sub>16</sub>
Timer A2 register	Address 4B <sub>16</sub>	Address 4A <sub>16</sub>
Timer A3 register	Address 4D <sub>16</sub>	Address 4C <sub>16</sub>
Timer A4 register	Address 4F <sub>16</sub>	Address 4E <sub>16</sub>

**Note:** When reset, the contents of the timer Ai register are undefined.

Table 5.2.2 Reading and writing from and to timer Ai register

Operating mode	Read	Write	
Timer mode	Counter value is read out.	<pre><during counting=""> Written to only reload register. <when counting="" not=""></when></during></pre>	
Event counter mode	(Note 1)		
One-shot pulse mode	Undefined value is read out.	Written to both counter and	
Pulse width modulation (PWM) mode		reload register.	

Notes 1: Also refer to "[Precautions when operating in timer mode]" and "[Precautions when operating in event counter mode]."

2: When reading and writing to/from the timer Ai register, perform them in a unit of 16 bits.

#### 5.2.2 Count start register

This register is used to start and stop counting. Each bit of this register corresponds to each timer. Figure 5.2.2 shows the structure of the count start register.




Fig. 5.2.2 Structure of count start register

## 5.2 Block description

#### 5.2.3 Timer Ai mode register

Figure 5.2.3 shows the structure of the timer Ai mode register. Operating mode select bits are used to select the operating mode of timer Ai. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.




Fig. 5.2.3 Structure of timer Ai mode register

#### 5.2.4 Timer Ai interrupt control register

Figure 5.2.4 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to "Chapter 4. INTERRUPTS."




Fig. 5.2.4 Structure of timer Ai interrupt control register

#### (1) Interrupt priority level select bits (bits 2 to 0)

These bits select a timer Ai interrupt's priority level. When using timer Ai interrupts, select priority levels 1 to 7. When a timer Ai interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable timer Ai interrupts, set these bits to "0002" (level 0).

#### (2) Interrupt request bit (bit 3)

This bit is set to "1" when the timer Ai interrupt request occurs. This bit is automatically cleared to "0" when the timer Ai interrupt request is accepted. This bit can be set to "1" or "0" by software.

## 5.2 Block description

#### 5.2.5 Port P5 and port P6 direction registers

The I/O pins of Timers A0 to A3 are shared with port P5, and the I/O pins of Timer A4 are shared with port P6. When using these pins as Timer Ai's input pins, set the corresponding bits of the port P5 and port P6 direction registers to "0" to set these ports for the input mode. When used as Timer Ai's output pins, these pins are forcibly set to output pins of Timer Ai regardless of the direction registers's contents. Figure 5.2.5 shows the relationship between the port P5 and port P6 direction registers and the Timer Ai's I/O pins.




Fig. 5.2.5 Relationship between port P5 and port P6 direction registers and Timer Ai's I/O pins

## 5.3 Timer mode

In this mode, the timer counts an internally generated count source. (Refer to Table 5.3.1.) Figure 5.3.1 shows the structures of the timer Ai mode register and timer Ai register in the timer mode.

Table 5.3.1 Specifications of timer mode

Item	Specifications			
Count source	f2/f4, f16/f32, f64/f128, or f512/f1024			
Count operation	Down-count			
	When the counter underflows, reload register's contents are reloaded			
	and counting continues.			
Count start condition	When count start bit is set to "1."			
Count stop condition	When count start bit is cleared to "0."			
Interrupt request occurrence timing	When the counter underflows.			
TAilN pin function	Programmable I/O port or gate input			
TAiout pin function	Programmable I/O port or pulse output			
Read from timer Ai register	Counter value can be read out.			
Write to timer Ai register	While counting is stopped			
	When a value is written to timer Ai register, it is written to both			
	reload register and counter.			
	● While counting is in progress			
	When a value is written to timer Ai register, it is written to only			
	reload register. (Transferred to counter at next reload timing.)			

## 5.3 Timer mode

			Bit	Bit na	me	Functions	At reset	RW
			0	Operating mode s		b1 b0 0 0 : Timer mode	0	RW
		l	1			0 0 . Timer mode	0	RW
			2	Pulse output funct	tion selec	t bit  0 : No pulse output (TAίουτ pin functions as a program I/O port.)  1 : Pulse output (TΑίουτ pin functions as a pulse ou pin.)		RW
			3	Gate function sele	ect bits	0 0 : No gate function 0 1 : (TAin pin functions as a rammable I/O port.) 1 0 : Gate function	0 prog-	RW
	ļ	4  (Counter counts only while TAin pin's input signal is "L" level.)  1 1 : Gate function (Counter counts only while TAin pin's input signal is "H" level.)		rel.)	RW			
			Fix this bit to "0" i	ix this bit to "0" in the timer mode.			RW	
į			6	Count source select bits		0 0 : f2/f4 0 1 : f16/f32	0	RW
<b>'</b> -			7	•		1 0 : f64/f128 1 1 : f512/f1024	0	RW
(b15) b7		(b8) b0 b	7	91	b0 Ti Ti Ti	mer A0 register (Addresses 47 <sub>16</sub> , 4 mer A1 register (Addresses 49 <sub>16</sub> , 4 mer A2 register (Addresses 4B <sub>16</sub> , 4 mer A3 register (Addresses 4D <sub>16</sub> , 4 mer A4 register (Addresses 4F <sub>16</sub> , 4	816) IA16) IC16)	
					Bit	Functions	At reset	RW
		į.			15 to 0	These bits can be set to "0000 16" to "F Assuming that the set value = n, the condition of the count source frequency by When reading, the register indicates the counter value.	ounter n + 1.	RW

Fig. 5.3.1 Structures of timer Ai mode register and timer Ai register in timer mode

#### 5.3.1 Setting for timer mode

Figures 5.3.2 and 5.3.3 show an initial setting example for registers relevant to the timer mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to section "Chapter 4. INTERRUPTS."




Fig. 5.3.2 Initial setting example for registers relevant to timer mode (1)

### 5.3 Timer mode




Fig. 5.3.3 Initial setting example for registers relevant to timer mode (2)

#### 5.3.2 Count source

In the timer mode, the count source select bits (bits 6 and 7 at addresses  $56_{16}$  to  $5A_{16}$ ) select the count source. Table 5.3.2 lists the count source frequency.

**Table 5.3.2 Count source frequency** 

Count source select bits			f(XIN) =	$f(X_{IN}) = 40 \text{ MHz}$			
		Clock source	ce for peripheral	Clock source for peripheral		Clock source for peripheral	
		devices select bit = "0"		devices select bit = "1"		devices select bit = "0"	
b7	b6	Count source	Frequency	Count source	Frequency	Count source	Frequency
0	0	f <sub>4</sub>	6.25 MHz	f <sub>2</sub>	12.5 MHz	f <sub>4</sub>	10 MHz
0	1	<b>f</b> <sub>32</sub>	781.25 kHz	<b>f</b> <sub>16</sub>	1.5625 MHz	f <sub>32</sub>	1.25 MHz
1	0	<b>f</b> <sub>128</sub>	195.3125 kHz	<b>f</b> 64	390.625 kHz	<b>f</b> <sub>128</sub>	312.5 kHz
1	1	<b>f</b> <sub>1024</sub>	24.4141 kHz	<b>f</b> <sub>512</sub>	48.8281 kHz	<b>f</b> <sub>1024</sub>	39.0625 kHz

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

#### 5.3 Timer mode

#### 5.3.3 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 When the counter underflows, the reload register's contents are reloaded and counting continues.
- ③ The timer Ai interrupt request bit is set to "1" when the counter underflows in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 5.3.4 shows an example of operation in the timer mode.




Fig. 5.3.4 Example of operation in timer mode (without pulse output and gate functions)

#### 5.3.4 Select function

The following describes the selective gate and pulse output functions.

#### (1) Gate function

The gate function is selected by setting the gate function select bits (bits 4 and 3 at addresses  $56_{16}$  to  $5A_{16}$ ) to " $10_2$ " or " $11_2$ ." The gate function makes it possible to start or stop counting depending on the  $TA_{IIN}$  pin's input signal. Table 5.3.3 lists the count valid levels.

Figure 5.3.5 shows an example of operation selecting the gate function.

When selecting the gate function, set the port P5 and port P6 direction registers' bits which correspond to the TAi<sub>IN</sub> pin for the input mode. Additionally, make sure that the TAi<sub>IN</sub> pin's input signal has a pulse width equal to or more than two cycles of the count source.

Table 5.3.3 Count valid levels

Gate function	n select bits	Count valid level (Duration when counter counts)	
b4	b3	Godin valid level (Editation when counter counts)	
1	0	While TAiเท pin's input signal is "L" level	
1	1	While TAiเท pin's input signal is "H" level	

Note: The counter does not count while the TAim pin's input signal is not at the count valid level.

## 5.3 Timer mode




Fig. 5.3.5 Example of operation selecting gate function

#### (2) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses  $56_{16}$  to  $5A_{16}$ ) to "1." When this function is selected, the TAiout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P5 and port P6 direction registers. The TAiout pin outputs pulses of which polarity is inverted each time the counter underflows.

When the count start bit (address 40<sub>16</sub>) is "0" (count stopped), the TAiout pin outputs "L" level. Figure 5.3.6 shows an example of operation selecting the pulse output function.




Fig. 5.3.6 Example of operation selecting pulse output function

#### 5.3 Timer mode

## [Precautions when operating in timer mode]

By reading the timer Ai register, the counter value can be read out at any timing while counting is in progress. However, if the timer Ai register is read at the reload timing shown in Figure 5.3.7, the value "FFFF16" is read out. When reading the timer Ai register after setting a value to the register while counting is not in progress and before the counter starts counting, the set value is read out correctly.




Fig. 5.3.7 Reading timer Ai register

## 5.4 Event counter mode

In this mode, the timer counts an external signal. (Refer to Tables 5.4.1 and 5.4.2.) Figure 5.4.1 shows the structures of the timer Ai mode register and timer Ai register in the event counter mode.

Table 5.4.1 Specifications of event counter mode (when not using two-phase pulse signal processing function)

Item	Specifications			
	·			
Count source	• External signal input to the TAilN pin			
	• The count source's valid edge can be selected between the falling			
	and the rising edges by software.			
Count operation	<ul> <li>Up-count or down-count can be switched by external signal or software.</li> </ul>			
	• When the counter overflows or underflows, reload register's contents			
	are reloaded and counting continues.			
Count start condition	When count start bit is set to "1."			
Count stop condition	When count start bit is cleared to "0."			
Interrupt request occurrence timing	When the counter overflows or underflows.			
TAin pin function	Count source input			
TAiout pin function	Programmable I/O port, pulse output, or up-count/down-count switch			
	signal input			
Read from timer Ai register	Counter value can be read out.			
Write to timer Ai register	While counting is stopped			
	When a value is written to timer Ai register, it is written to both			
	reload register and counter.			
	While counting is in progress			
	When a value is written to timer Ai register, it is written to only reload			
	register. (Transferred to counter at next reload time.)			

## 5.4 Event counter mode

Table 5.4.2 Specifications of event counter mode (when using two-phase pulse signal processing function with timers A2, A3, and A4)

Item	Specifications
Count source	External signal (two-phase pulse) input to the TAjin or TAjout pin (j =
	2 to 4)
Count operation	• Up-count or down-count can be switched by external signal (two-
	phase pulse).
	• When the counter overflows or underflows, reload register's contents
	are reloaded and counting is continued.
Count start condition	When count start bit is set to "1."
Count stop condition	When count start bit is cleared to "0."
Interrupt request occurrence timing	When the counter overflows or underflows.
TAjın, TAjout (j = 2 to 4) pin function	Two-phase pulse input
Read from timer Aj register	Counter value can be read out.
Write to timer Aj register	While counting is stopped
	When a value is written to timer A2, A3, or A4 register, it is written
	to both reload register and counter.
	While counting is in progress
	When a value is written to timer A2, A3, or A4 register, it is written
	to only reload register. (Transferred to counter at next reload time.)




Fig. 5.4.1 Structures of timer Ai mode register and timer Ai register in event counter mode

#### 5.4 Event counter mode

#### 5.4.1 Setting for event counter mode

Figures 5.4.2 and 5.4.3 show an initial setting example for registers relevant to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "Chapter 4. INTERRUPTS."




Fig. 5.4.2 Initial setting example for registers relevant to event counter mode (1)




Fig. 5.4.3 Initial setting example for registers relevant to event counter mode (2)

#### 5.4 Event counter mode

#### 5.4.2 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 The counter counts the count source's valid edges.
- ③ When the counter underflows or overflows, the reload register's contents are reloaded and counting continues.
- The timer Ai interrupt request bit is set to "1" when the counter underflows or overflows in 3.
  The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 5.4.4 shows an example of operation in the event counter mode.




Fig. 5.4.4 Example of operation in event counter mode (without pulse output function and two-phase pulse signal processing function)

#### (1) Switching between up-count and down-count

The up-down register (address 44<sub>16</sub>) or the input signal from the TAiout pin is used to switch the up-count from and to the down-count. This switching is performed by the up-down bit when the up-down switching factor select bit (bit 4 at addresses 56<sub>16</sub> to 5A<sub>16</sub>) is "0," and by the input signal from the TAiout pin when the up-down switching factor select bit is "1."

When switching the up-count/down-count, this switching is actually performed when the count source's next valid edge is input.

#### Switching by up-down bit

The counter down-counts when the up-down bit is "0," and up-counts when the up-down bit is "1." Figure 5.4.5 shows the structure of the up-down register.

#### ●Switching by TAiout pin's input signal

The counter down-counts when the TAiout pin's input signal is at "L" level, and up-counts when the TAiout pin's input signal is at "H" level.

When using the TAiout pin input signal to switch the up-count/down-count, set the port P5 and P6 direction registers' bits which correspond to the TAiout pin for the input mode.




Fig. 5.4.5 Structure of up-down register

#### 5.4 Event counter mode

#### 5.4.3 Select functions

The following describes the selective pulse output, and two-phase pulse signal processing functions.

#### (1) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses  $56_{16}$  to  $5A_{16}$ ) to "1." When this function is selected, the TAiouT pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P5 and port P6 direction registers. The TAiouT pin outputs pulses of which polarity is inverted each time the counter underflows or overflows. (Refer to Figure 5.3.6.)

When the count start bit (address 40<sub>16</sub>) is "0" (count stopped), the TAiout pin outputs "L" level.



#### (2) Two-phase pulse signal processing function (Timers A2 to A4)

For timers A2 to A4, the two-phase pulse signal processing function is selected by setting the two-phase pulse signal processing select bits (bits 5 to 7 at address 44<sub>16</sub>) to "1." (Refer to Figure 5.4.5.) Figure 5.4.6 shows the timer A2, A3, and A4 mode registers when the two-phase pulse signal processing function is selected.

With timers selecting the two-phase pulse signal processing function, the timer counts two kinds of pulses of which phases differ by 90 degrees. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timers A2 and A3, normal processing is performed; in timer A4, quadruple processing is performed.

For some bits of the port P5 and P6 direction registers correspond to pins used for two-phase pulse input, set these bits for the input mode.




Fig. 5.4.6 Timer A2, A3, and A4 mode registers when two-phase pulse signal processing function is selected

#### ●Normal processing

The timer up-counts the rising edges to the TAkin pin when the phase has the relationship that the TAkin pin's input signal level goes from "L" to "H" while the TAkout (k = 2 and 3) pin's input signal is "H" level.

The timer down-counts the falling edges to the TAkin pin when the phase has the relationship that the TAkin pin's input signal level goes from "H" to "L" while the TAkout pin's input signal is "H" level. (Refer to Figure 5.4.7.)




Fig. 5.4.7 Normal processing

# 5.4 Event counter mode

#### ■Quadruple processing

The timer up-counts all rising and falling edges to the TA4out and TA4in pins when the phase has the relationship that the TA4in pin's input signal level goes from "L" to "H" while the TA4out pin's input signal is "H" level.

The timer down-counts all rising and falling edges to the TA4<sub>OUT</sub> and TA4<sub>IN</sub> pins when the phase has the relationship that the TA4<sub>IN</sub> pin's input signal level goes from "H" to "L" while the TA4<sub>OUT</sub> pin's input signal is "H" level. (Refer to Figure 5.4.8.)

Table 5.4.3 lists the input signals to the TA4out and TA4in pins when the quadruple processing is selected.




Fig. 5.4.8 Quadruple processing

Table 5.4.3 TA4out and TA4in pins' input signals when quadruple operation is selected

	Input signal to TA4out pin	Input signal to TA4IN pin
Up-count	"H" level	Rising
	"L" level	Falling
	Rising	"L" level
	Falling	"H" level
Down-count	"H" level	Falling
	"L" level	Rising
	Rising	"H" level
	Falling	"L" level

#### [Precautions when operating in event counter mode]

1. By reading the timer Ai register, the counter value can be read out at any timing while counting is in progress. However, when the timer Ai register is read at the reload timing shown in Figure 5.4.9, a value "FFFF<sub>16</sub>" (at the underflow) or "0000<sub>16</sub>" (at the overflow) is read out. When reading the timer Ai register after setting a value to the register while counting is not in progress and before the counter starts counting, the set value is read out correctly.




Fig. 5.4.9 Reading timer Ai register

- 2. The TAiout pin is used for all functions listed below. Accordingly, only one of these functions can be selected for each timer.
  - •Switching between up-count and down-count by TAiour pin's input signal
  - •Pulse output function
  - •Two-phase pulse signal processing function for timers A2 to A4

# 5.5 One-shot pulse mode

# 5.5 One-shot pulse mode

In this mode, the timer outputs a pulse which has an arbitrary width once. (Refer to Table 5.5.1.) When a trigger occurs, the timer outputs "H" level from the TAiouT pin for an arbitrary time. Figure 5.5.1 shows the structures of the timer Ai mode register and timer Ai register in the one-shot pulse mode.

Table 5.5.1 Specifications of one-shot pulse mode

Item	Specifications		
Count source	f2/f4, f16/f32, f64/f128, or f512/f1024		
Count operation	Down-count		
	● When the counter value becomes "000016," reload register's con-		
	tents are reloaded and counting stops.		
	• If a trigger occurs during counting, reload register's contents are		
	reloaded then and counting continues.		
Count start condition	● When a trigger occurs. (Note)		
	● Internal or external trigger can be selected by software.		
Count stop condition	● When the counter value becomes "000016"		
	● When count start bit is cleared to "0"		
Interrupt request occurrence timing	When counting stops.		
TAilN pin function	Programmable I/O port or trigger input		
TAIOUT pin function	One-shot pulse output		
Read from timer Ai register	An undefined value is read out.		
Write to timer Ai register	While counting is stopped		
	When a value is written to timer Ai register, it is written to both		
	reload register and counter.		
	● While counting is in progress		
	When a value is written to timer Ai register, it is written to only		
	reload register. (Transferred to counter at next reload time.)		

**Note:** The trigger is generated with the count start bit = "1."




Fig. 5.5.1 Structures of timer Ai mode register and timer Ai register in one-shot pulse mode

# 5.5 One-shot pulse mode

#### 5.5.1 Setting for one-shot pulse mode

Figures 5.5.2 and 5.5.3 show an initial setting example for registers relevant to the one-shot pulse mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "Chapter 4. INTERRUPTS."




Fig. 5.5.2 Initial setting example for registers relevant to one-shot pulse mode (1)




Fig. 5.5.3 Initial setting example for registers relevant to one-shot pulse mode (2)

# 5.5 One-shot pulse mode

#### 5.5.2 Count source

In the one-shot pulse mode, the count source select bits (bits 6 and 7 at addresses  $56_{16}$  to  $5A_{16}$ ) select the count source. Table 5.5.2 lists the count source frequency.

Table 5.5.2 Count source frequency

Count source select bits		$f(X_{IN}) = 25 \text{ MHz}$				$f(X_{IN}) = 40 \text{ MHz}$	
		Clock source for peripheral		Clock source for peripheral		Clock source for peripheral	
select bits		devices select bit = "0"		devices select bit = "1"		devices select bit = "0"	
b7	b6	Count source	Frequency	Count source	Frequency	Count source	Frequency
0	0	f <sub>4</sub>	6.25 MHz	f <sub>2</sub>	12.5 MHz	f <sub>4</sub>	10 MHz
0	1	<b>f</b> <sub>32</sub>	781.25 kHz	<b>f</b> <sub>16</sub>	1.5625 MHz	f <sub>32</sub>	1.25 MHz
1	0	<b>f</b> 128	195.3125 kHz	<b>f</b> 64	390.625 kHz	<b>f</b> <sub>128</sub>	312.5 kHz
1	1	<b>f</b> <sub>1024</sub>	24.4141 kHz	<b>f</b> <sub>512</sub>	48.8281 kHz	<b>f</b> <sub>1024</sub>	39.0625 kHz

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

#### 5.5.3 Trigger

The counter is enabled for counting when the count start bit (address 40<sub>16</sub>) is set to "1." <u>The counter starts counting when a trigger is generated</u> after it has been enabled. An internal or an external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56<sub>16</sub> to 5A<sub>16</sub>) are "00<sub>2</sub>" or "01<sub>2</sub>"; an external trigger is selected when the bits are "10<sub>2</sub>" or "11<sub>2</sub>."

If a trigger is generated during counting, the reload register's contents are reloaded and the counter continues counting. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previous generated trigger and a new generated trigger.

#### (1) When selecting internal trigger

A trigger is generated when writing "1" to the one-shot start bit (address 42<sub>16</sub>). Figure 5.5.4 shows the structure of the one-shot start register.

# (2) When selecting external trigger

A trigger is generated at the falling of the TAi<sub>IN</sub> pin's input signal when bit 3 at addresses 56<sub>16</sub> to 5A<sub>16</sub> is "0," or at its rising when bit 3 is "1."

When using an external trigger, set the port P5 and P6 direction registers' bits which correspond to the TAi<sub>IN</sub> pins for the input mode.




Fig. 5.5.4 Structure of one-shot start register

# 5.5 One-shot pulse mode

#### 5.5.4 Operation in one-shot pulse mode

- When the one-shot pulse mode is selected with the operating mode select bits, the TAiou
   pin outputs "L" level.
- ② When the count start bit is set to "1," the counter is enabled for counting. After that, counting starts when a trigger is generated.
- ③ When the counter starts counting, the TAiouT pin outputs "H" level. (However, if the timer Ai register has a value "0000₁6" set in it, the counter does not operate and the output from the TAiouT pin remains "L." The timer Ai interrupt request does not occur.)
- When the counter value becomes "0000₁6," the output from the TAiouT pin becomes "L" level. Additionally, the reload register's contents are reloaded and the counter stops counting there.
- ⑤ Simultaneously at ④, the timer Ai interrupt request bit is set to "1." This interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 5.5.5 shows an example of operation in the one-shot pulse mode.

When a trigger is generated after ④ above, the counter and TAiouT pin perform the same operations beginning from ② again. Furthermore, if a trigger is generated during counting, the counter down-counts once after this generated new trigger, and it continues counting with the reload register's contents reloaded. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previous generated trigger and a new generated trigger.

The one-shot pulse output from the TAiout pin can be disabled by clearing the timer Ai mode register's bit 2 to "0." Accordingly, timer Ai can be also used as an internal one-shot timer that does not perform the pulse output. In this case, the TAiout pin functions as a programmable I/O port.




Fig. 5.5.5 Example of operation in one-shot pulse mode (selecting external trigger)

# 5.5 One-shot pulse mode

# [Precautions when operating in one-shot pulse mode]

- 1. If the count start bit is cleared to "0" during counting, the counter stops counting and the TAiout pin's output level becomes "L." At the same time, the timer Ai interrupt request bit is set to "1."
- 2. A one-shot pulse is output synchronously with an internally generated count source. Accordingly, when selecting an external trigger, there will be a delay equivalent to one cycle of count source at maximum from when a trigger is input to the TAin pin till when a one-shot pulse is output.




Fig. 5.5.6 Output delay in one-shot pulse output

- 3. When setting the timer's operating mode in one of the followings, the timer Ai interrupt request bit is set to "1."
  - •When the one-shot pulse mode is selected after a reset
  - •When the operating mode is switched from the timer mode to the one-shot pulse mode
  - •When the operating mode is switched from the event counter mode to the one-shot pulse mode

Therefore, when using the timer Ai interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after above setting.

# 5.6 Pulse width modulation (PWM) mode

In this mode, the timer continuously outputs pulses which have an arbitrary width. (Refer to Table 5.6.1.) Figure 5.6.1 shows the structures of the timer Ai mode register and timer Ai register in the PWM mode.

Table 5.6.1 Specifications of PWM mode

Item	Specifications		
Count source	f2/f4, f16/f32, f64/f128, or f512/f1024		
Count operation	Down-count (operating as an 8-bit or 16-bit pulse width modulator)		
	Reload register's contents are reloaded at rising of PWM pulse and		
	counting continues.		
	A trigger generated during counting does not affect the counting.		
Count start condition	When a trigger is generated.		
	<ul> <li>Internal or external trigger can be selected by software.</li> </ul>		
Count stop condition	When count start bit is cleared to "0."		
Interrupt request occurrence timing	At falling of PWM pulse		
TAilN pin function	Programmable I/O port or trigger input		
TAiout pin function	PWM pulse output		
Read from timer Ai register	An undefined value is read out.		
Write to timer Ai register	While counting is stopped		
	When a value is written to timer Ai register, it is written to both		
	reload register and counter.		
	While counting is in progress		
	When a value is written to timer Ai register, it is written to only		
	reload register. (Transferred to counter at next reload time.)		

# 5.6 Pulse width modulation (PWM) mode




Fig. 5.6.1 Structures of timer Ai mode registers and timer Ai registers in PWM mode

#### 5.6.1 Setting for PWM mode

Figures 5.6.2 and 5.6.3 show an initial setting example for registers relevant to the PWM mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "Chapter 4. INTERRUPTS."




Fig. 5.6.2 Initial setting example for registers relevant to PWM mode (1)

# 5.6 Pulse width modulation (PWM) mode




Fig. 5.6.3 Initial setting example for registers relevant to PWM mode (2)

#### 5.6.2 Count source

In the PWM mode, the count source select bits (bits 6 and 7 at addresses 56<sub>16</sub> to 5A<sub>16</sub>) select the count source. Table 5.6.2 lists the count source frequency.

Table 5.6.2 Count source frequency

Count source select bits		$f(X_{IN}) = 25 \text{ MHz}$				$f(X_{IN}) = 40 \text{ MHz}$		
		Clock source for peripheral		Clock source for peripheral		Clock source for peripheral		
select bits		devices s	devices select bit = "0" dev		devices select bit = "1"		devices select bit = "0"	
b7	b6	Count source	Frequency	Count source	Frequency	Count source	Frequency	
0	0	f <sub>4</sub>	6.25 MHz	f <sub>2</sub>	12.5 MHz	f <sub>4</sub>	10 MHz	
0	1	f <sub>32</sub>	781.25 kHz	<b>f</b> <sub>16</sub>	1.5625 MHz	f <sub>32</sub>	1.25 MHz	
1	0	<b>f</b> <sub>128</sub>	195.3125 kHz	<b>f</b> 64	390.625 kHz	<b>f</b> <sub>128</sub>	312.5 kHz	
1	1	<b>f</b> <sub>1024</sub>	24.4141 kHz	<b>f</b> <sub>512</sub>	48.8281 kHz	<b>f</b> <sub>1024</sub>	39.0625 kHz	

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

#### 5.6.3 Trigger

When a trigger is generated, the TAiout pin starts outputting PWM pulses. An internal or an external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56<sub>16</sub> to 5A<sub>16</sub>) are "00<sub>2</sub>" or "01<sub>2</sub>"; an external trigger is selected when the bits are "10<sub>2</sub>" or "11<sub>2</sub>."

A trigger generated during outputting of PWM pulses is ignored and it does not affect the pulse output operation.

#### (1) When selecting internal trigger

A trigger is generated when writing "1" to the count start bit (at address 40<sub>16</sub>).

#### (2) When selecting external trigger

A trigger is generated at the falling of the TAi<sub>IN</sub> pin's input signal when bit 3 at addresses 56<sub>16</sub> to 5A<sub>16</sub> is "0," or at its rising when bit 3 is "1." However, the trigger input is accepted only when the count start bit is "1."

When using an external trigger, set the port P5 and P6 direction registers' bits which correspond to the TAin pins for the input mode.

# 5.6 Pulse width modulation (PWM) mode

#### 5.6.4 Operation in PWM mode

- ① When the PWM mode is selected with the operating mode select bits, the TAiout pin outputs "L" level.
- ② When a trigger is generated, the counter (pulse width modulator) starts counting and the TAiou⊤ pin outputs a PWM pulse (**Notes 1 and 2**).
- ③ The timer Ai interrupt request bit is set to "1" each time the PWM pulse level goes from "H" to "L." The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.
- Each time a PWM pulse has been output for one period, the reload register's contents are reloaded and
   the counter continues counting.

The following explains operation of the pulse width modulator.

#### [16-bit pulse width modulator]

When the 16/8-bit PWM mode select bit is set to "0," the counter operates as a 16-bit pulse width modulator. Figures 5.6.4 and 5.6.5 show operation examples of the 16-bit pulse width modulator.

#### [8-bit pulse width modulator]

When the 16/8-bit PWM mode select bit is set to "1," the counter is divided into 8-bit halves. Then, the high-order 8 bits operate as an 8-bit pulse width modulator, and the low-order 8 bits operate as an 8-bit prescaler. Figures 5.6.6 and 5.6.7 show operation examples of the 8-bit pulse width modulator.

- Notes 1: If a value "000016" is set into the timer Ai register when the counter operates as a 16-bit pulse width modulator, the pulse width modulator does not operate and the output from the TAiout pin remains "L" level. The timer Ai interrupt request does not occur. Similarly, if a value "0016" is set into the high-order 8 bits of the timer Ai register when the counter operates as an 8-bit pulse width modulator, the same is performed.
  - 2: When the counter operates as an 8-bit pulse width modulator, the TAiouτ pin outputs "L" level of the PWM pulse which has the same width as set "H" level of the PWM pulse after a trigger generated. After that, the PWM pulse output starts from the TAiouτ pin.




Fig. 5.6.4 Operation example of 16-bit pulse width modulator




Fig. 5.6.5 Operation example of 16-bit pulse width modulator (when counter value is updated during pulse output)

# 5.6 Pulse width modulation (PWM) mode




Fig. 5.6.6 Operation example of 8-bit pulse width modulator




Fig. 5.6.7 Operation example of 8-bit pulse width modulator (when counter value is updated during pulse output)

# 5.6 Pulse width modulation (PWM) mode

# [Precautions when operating in PWM mode]

- 1. If the count start bit is cleared to "0" while outputting PWM pulses, the counter stops counting. When the TAiout pin was outputting "H" level at that time, the output level becomes "L" and the timer Ai interrupt request bit is set to "1." When the TAiout pin was outputting "L" level, the output level does not change and the timer Ai interrupt request does not occur.
- 2. When setting the timer's operating mode in one of the followings, the timer Ai interrupt request bit is set to "1."
  - •When the PWM mode is selected after a reset
  - ●When the operating mode is switched from the timer mode to PWM mode
  - •When the operating mode is switched from the event counter mode to the PWM mode

Therefore, when using the timer Ai interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after the above setting.

# CHAPTER 6

# TIMER B

- 6.1 Overview
- 6.2 Block description
- 6.3 Timer mode
- 6.4 Event counter mode
- 6.5 Pulse period/pulse width measurement mode

# 6.1 Overview 6.2 Block description

Timer B consists of three counters (Timers B0 to B2) each equipped with a 16-bit reload function. Timers B0 to B2 have identical functions and operate independently with each other.

#### 6.1 Overview

Timer Bi (i = 0 to 2) has three operating modes listed below.

#### • Timer mode

The timer counts an internally generated count source.

#### • Event counter mode

The timer counts an external signal.

#### • Pulse period/pulse width measurement mode

The timer measures an external signal's pulse period or pulse width.

# 6.2 Block description

Figure 6.2.1 shows the block diagram of Timer B. Explanation of registers relevant to Timer B is described below.




Fig. 6.2.1 Block diagram of Timer B

#### 6.2.1 Counter and reload register (timer Bi register)

Each of timer Bi counter and reload register consists of 16 bits and has the following functions.

#### (1) Functions in timer mode and event counter mode

The counter down-counts each time count source is input. The reload register is used to store the initial value of the counter. When the counter underflows, the reload register's contents are reloaded into the counter.

Values are set to the counter and reload register by writing a value to the timer Bi register. Table 6.2.1 lists the memory assignment of the timer Bi register.

The value written into the timer Bi register when the counting is not in progress is set to the counter and reload register. The value written into the timer Bi register when the counting is in progress is set to only the reload register. In this case, the reload register's updated contents are transferred to the counter when the counter underflows next time. The counter value is read out by reading out the timer Bi register.

Note: When reading and writing from/to the timer Bi register, perform them in a unit of 16 bits. For more information about the value got by reading the timer Bi register, refer to "[Precautions when operating in timer mode]" and "[Precautions when operating in event counter mode]."

#### (2) Functions in pulse period/pulse width measurement mode

The counter up-counts each time count source is input. The reload register is used to retain the pulse period or pulse width measurement result. When a valid edge is input to the TBi<sub>IN</sub> pin, the counter value is transferred to the reload register. In this mode, the value got by reading the timer Bi register is the reload register's contents, so that the measurement result is obtained.

Note: When reading from the timer Bi register, perform it in a unit of 16 bits.



	•	
Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 51 <sub>16</sub>	Address 50 <sub>16</sub>
Timer B1 register	Address 53 <sub>16</sub>	Address 52 <sub>16</sub>
Timer B2 register	Address 55 <sub>16</sub>	Address 54 <sub>16</sub>

**Note**: When reset, the contents of the timer Bi register are undefined.

# 6.2 Block description

#### 6.2.2 Count start register

This register is used to start and stop counting. Each bit of this register corresponds each timer. Figure 6.2.2 shows the structure of the count start register.




Fig. 6.2.2 Structure of count start register

#### 6.2.3 Timer Bi mode register

Figure 6.2.3 shows the structure of the timer Bi mode register. The operating mode select bits are used to select the operating mode of Timer Bi. Bits 2 and 3 and bits 5 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.




Fig. 6.2.3 Structure of timer Bi mode register

# 6.2 Block description

#### 6.2.4 Timer Bi interrupt control register

Figure 6.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to "Chapter 4. INTERRUPTS."




Fig. 6.2.4 Structure of timer Bi interrupt control register

#### (1) Interrupt priority level select bits (bits 2 to 0)

These bits select a timer Bi interrupt's priority level. When using timer Bi interrupts, select priority levels 1 to 7. When the timer Bi interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable bit (I) = "0.") To disable timer Bi interrupts, set these bits to "0002" (level 0).

#### (2) Interrupt request bit (bit 3)

This bit is set to "1" when the timer Bi interrupt request occurs. This bit is automatically cleared to "0" when the timer Bi interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

#### 6.2.5 Port P6 direction register

Timer Bi's input pins are shared with port P6. When using these pins as Timer Bi's input pins, set the corresponding bits of the port P6 direction register to "0" to set these pins for the input mode. Figure 6.2.5 shows the relationship between port P6 direction register and Timer Bi's input pins.




Fig. 6.2.5 Relationship between port P6 direction register and Timer Bi's input pins

#### 6.3 Timer mode

# 6.3 Timer mode

In this mode, the timer counts an internally generated count source. (Refer to Table 6.3.1.) Figure 6.3.1 shows the structures of the timer Bi mode register and timer Bi register in the timer mode.

Table 6.3.1 Specifications of timer mode

Item	Specifications			
Count source	f2/f4, f16/f32, f64/f128, or f512/f1024			
Count operation	•Down-count			
	•When the counter underflows, reload register's contents are reloaded			
	and counting continues.			
Count start condition	When count start bit is set to "1."			
Count stop condition	When count start bit is cleared to "0."			
Interrupt request occurrence timing	When the counter underflows.			
TBilN pin function	Programmable I/O port			
Read from timer Bi register	Counter value can be read out.			
Write to timer Bi register	While counting is stopped			
	When a value is written to the timer Bi register, it is written to both			
	reload register and counter.			
	● While counting is in progress			
	When a value is written to the timer Bi register, it is written to only			
	reload register. (Transferred to counter at next reload time.)			




Fig. 6.3.1 Structures of timer Bi mode register and timer Bi register in timer mode

#### 6.3 Timer mode

#### 6.3.1 Setting for timer mode

Figure 6.3.2 shows an initial setting example for registers relevant to the timer mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "Chapter 4. INTERRUPTS."




Fig. 6.3.2 Initial setting example for registers relevant to timer mode

#### 6.3.2 Count source

In the timer mode, the count source select bits (bits 6 and 7 at addresses 5B16 to 5D16) select the count source. Table 6.3.2 lists the count source frequency.

**Table 6.3.2 Count source frequency** 

Count source		$f(X_{IN}) = 25 \text{ MHz}$				$f(X_{IN}) = 40 \text{ MHz}$		
select bits		Clock source for peripheral		Clock source for peripheral		Clock source for peripheral		
select bits		devices select bit = "0" devices		devices s	devices select bit = "1"		devices select bit = "0"	
b7	b6	Count source	Frequency	Count source	Frequency	Count source	Frequency	
0	0	f <sub>4</sub>	6.25 MHz	f <sub>2</sub>	12.5 MHz	f <sub>4</sub>	10 MHz	
0	1	<b>f</b> <sub>32</sub>	781.25 kHz	<b>f</b> <sub>16</sub>	1.5625 MHz	f <sub>32</sub>	1.25 MHz	
1	0	<b>f</b> 128	195.3125 kHz	<b>f</b> 64	390.625 kHz	<b>f</b> <sub>128</sub>	312.5 kHz	
1	1	<b>f</b> <sub>1024</sub>	24.4141 kHz	<b>f</b> <sub>512</sub>	48.8281 kHz	<b>f</b> 1024	39.0625 kHz	

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

#### 6.3 Timer mode

#### 6.3.3 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 When the counter underflows, the reload register's contents are reloaded and counting continues.
- ③ The timer Bi interrupt request bit is set to "1" when the counter underflows in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 6.3.3 shows an example of operation in the timer mode.




Fig. 6.3.3 Example of operation in timer mode

# [Precautions when operating in timer mode]

By reading the timer Bi register, the counter value can be read out at any timing while counting is in progress. However, if the timer Bi register is read at the reload timing shown in Figure 6.3.4, the value "FFFF16" is read out. When reading the timer Bi register after setting a value to the register while counting is not in progress and before the counter starts counting, the set value can be read out correctly.




Fig. 6.3.4 Reading timer Bi register

#### 6.4 Event counter mode

# 6.4 Event counter mode

In this mode, the timer counts an external signal. (Refer to Table 6.4.1.) Figure 6.4.1 shows the structures of the timer Bi mode register and the timer Bi register in the event counter mode.

Table 6.4.1 Specifications of event counter mode

Item	Specifications			
Count source	•External signal input to the TBilN pin			
	•The count source's valid edge can be selected from the falling edge, the rising edge,			
	or both of the falling and rising edges by software.			
Count operation	•Down-count			
	•When the counter underflows, reload register's contents are reloaded			
	and counting continues.			
Count start condition	When count start bit is set to "1."			
Count stop condition	When count start bit is cleared to "0."			
Interrupt request occurrence timing	When the counter underflows.			
TBiin pin function	Count source input			
Read from timer Bi register	Counter value can be read out.			
Write to timer Bi register	While counting is stopped			
	When a value is written to the timer Bi register, it is written to both			
	reload register and counter.			
	■ While counting is in progress			
	When a value is written to the timer Bi register, it is written to only			
	reload register. (Transferred to counter at next reload time.)			




Fig. 6.4.1 Structures of timer Bi mode register and timer Bi register in event counter mode

## TIMER B

#### 6.4 Event counter mode

#### 6.4.1 Setting for event counter mode

Figure 6.4.2 shows an initial setting example for registers relevant to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to section "Chapter 4. INTERRUPTS."




Fig. 6.4.2 Initial setting example for registers relevant to event counter mode

#### 6.4.2 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 The counter counts the count source's valid edges.
- 3 When the counter underflows, the reload register's contents are reloaded and counting continues.
- The timer Bi interrupt request bit is set to "1" when the counter underflows in ③.
  The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 6.4.3 shows an example of operation in the event counter mode.




Fig. 6.4.3 Example of operation in event counter mode

## TIMER B

#### 6.4 Event counter mode

## [Precautions when operating in event counter mode]

By reading the timer Bi register, the counter value can be read out at any timing while counting is in progress. However, if the timer Bi register is read at the reload timing shown in Figure 6.4.4, the value "FFFF16" is read out. When reading the timer Bi register after setting a value to the register while counting is not in progress and before the counter starts counting, the set value can be read out correctly.




Fig. 6.4.4 Reading timer Bi register

## 6.5 Pulse period/pulse width measurement mode

In these mode, the timer measures an external signal's pulse period or pulse width. (Refer to Table 6.5.1.) Figure 6.5.1 shows the structures of the timer Bi mode register and timer Bi register in the pulse period/pulse width measurement mode.

#### Pulse period measurement

The timer measures the pulse period of the external signal that is input to the TBin pin.

#### Pulse width measurement

The timer measures the pulse width ("L" level and "H" level widths) of the external signal that is input to the TBi<sub>IN</sub> pin.

Table 6.5.1 Specifications of pulse period/pulse width measurement mode

Item	Specifications		
Count source	f2/f4, f16/f32, f64/f128, or f512/f1024		
Count operation	● Up-count		
	<ul> <li>Counter value is transferred to reload register at valid edge of mea-</li> </ul>		
	surement pulse, and counting continues after clearing the counter		
	value to "000016."		
Count start condition	When count start bit is set to "1."		
Count stop condition	When count start bit is cleared to "0."		
Interrupt request occurrence timing	■ When valid edge of measurement pulse is input (Note 1).		
	● When counter overflows (Timer Bi overflow flag* is set to "1" simultaneously).		
TBilN pin function	Measurement pulse input		
Read from timer Bi register	The value got by reading timer Bi register is the reload register's		
	contents, measurement result (Note 2).		
Write to timer Bi register	Impossible.		

Timer Bi overflow flag\*: The bit used to identify the source of an interrupt request occurrence.

- Notes 1: This interrupt request does not occur when the first valid edge is input after the timer starts counting.
  - 2: The value read out from the timer Bi register is undefined until the second valid edge is input after the timer starts counting.

## 6.5 Pulse period/pulse width measurement mode




Fig. 6.5.1 Structures of timer Bi mode register and timer Bi register in pulse period/pulse width measurement mode

#### 6.5.1 Setting for pulse period/pulse width measurement mode

Figure 6.5.2 shows an initial setting example for registers relevant to the pulse period/pulse width measurement mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to "Chapter 4. INTERRUPTS."



## 6.5 Pulse period/pulse width measurement mode




Fig. 6.5.2 Initial setting example for registers relevant to pulse period/pulse width measurement mode

#### 6.5.2 Count source

In the pulse period/pulse width measurement mode, the count source select bits (bits 6 and 7 at addresses  $5B_{16}$  to  $5D_{16}$ ) select the count source.

Table 6.5.2 lists the count source frequency.

Table 6.5.2 Count source frequency

Count source select bits		$f(X_{IN}) = 25 \text{ MHz}$				$f(X_{IN}) = 40 \text{ MHz}$	
		Clock source for peripheral		Clock source for peripheral		Clock source for peripheral	
		devices select bit = "0"		devices select bit = "1"		devices select bit = "0"	
b7	b6	Count source	Frequency	Count source	Frequency	Count source	Frequency
0	0	f <sub>4</sub>	6.25 MHz	f <sub>2</sub>	12.5 MHz	f <sub>4</sub>	10 MHz
0	1	<b>f</b> <sub>32</sub>	781.25 kHz	<b>f</b> <sub>16</sub>	1.5625 MHz	f <sub>32</sub>	1.25 MHz
1	0	<b>f</b> <sub>128</sub>	195.3125 kHz	<b>f</b> 64	390.625 kHz	<b>f</b> <sub>128</sub>	312.5 kHz
1	1	f <sub>1024</sub>	24.4141 kHz	<b>f</b> <sub>512</sub>	48.8281 kHz	<b>f</b> <sub>1024</sub>	39.0625 kHz

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

# TIMER B

## 6.5 Pulse period/pulse width measurement mode

#### 6.5.3 Operation in pulse period/pulse width measurement mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② The counter value is transferred to the reload register when an valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/pulse width measurement.")
- 3 The counter value is cleared to "000016" after the transfer in 2, and the counter continues counting.
- ④ The timer Bi interrupt request bit is set to "1" when the counter value is cleared to "0000₁6" in ③ (Note). The interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.
- ⑤ The timer repeats operations ② to ④ above.

**Note:** The timer Bi interrupt request does not occur when the first valid edge is input after the timer starts counting.

## (1) Pulse period/pulse width measurement

The measurement mode select bits (bits 2 and 3 at addresses  $5B_{16}$  to  $5D_{16}$ ) specify whether the pulse period of an external signal is measured or its pulse width is done. Table 6.5.3 lists the relationship between the measurement mode select bits and the pulse period/pulse width measurements. Make sure that the measurement pulse interval from the falling to the rising, and from the rising to the falling are two cycles of the count source or more. Additionally, use software to identify whether the measurement result indicates the "H" level or the "L" level width.

Table 6.5.3 Relationship between measurement mode select bits and pulse period/pulse width measurements

b3	b2	Pulse period/pulse width measurement	Measurement interval (Valid edges)
0	0	Pulse period measurement	From falling to falling (Falling)
0	1		From rising to rising (Rising)
1	0	Pulse width measurement	From falling to rising, and from rising to falling
	 		(Falling and rising)
1	1	Not selected	

#### (2) Timer Bi overflow flag

The timer Bi interrupt request occurs when the measurement pulse's valid edge is input or the counter overflows. The timer Bi overflow flag is used to identify the cause of the interrupt request, that is, whether it is an overflow occurrence or an effective edge input.

The timer Bi overflow flag is set to "1" by an overflow. Accordingly, the cause of the interrupt request occurrence is identified by checking the timer Bi overflow flag in the interrupt routine. When a value is written to the timer Bi mode register with the count start bit = "1," the timer Bi overflow flag is cleared to "0" at the next count timing of the count source

The timer Bi overflow flag is a read-only bit.

Use the timer Bi interrupt request bit to detect the overflow timing. Do not use the timer Bi overflow flag to do that.

Figure 6.5.3 shows the operation during pulse period measurement. Figure 6.5.4 shows the operation during pulse width measurement.




Fig. 6.5.3 Operation during pulse period measurement

# TIMER B

# 6.5 Pulse period/pulse width measurement mode




Fig. 6.5.4 Operation during pulse width measurement

## [Precautions when operating in pulse period/pulse width measurement mode]

- 1. The timer Bi interrupt request occurs by the following two causes:
  - Input of measured pulse's valid edge
  - Counter overflow

When the overflow is the cause of the interrupt request occurrence, the timer Bi overflow flag is set to "1."

- 2. After reset, the timer Bi overflow flag is undefined. When writing to the timer Bi mode register with the count start bit = "1," this flag can be cleared to "0" at the next count timing of the count source.
- 3. An undefined value is transferred to the reload register when the first valid edge is input after the counter starts counting. In this case, the timer Bi interrupt request does not occur.
- 4. The counter value at start of counting is undefined. Accordingly, the timer Bi interrupt request may occur by the overflow immediately after the counter starts counting.
- 5. If the contents of the measurement mode select bits are changed after the counter starts counting, the timer Bi interrupt request bit is set to "1." When writing the same value which has been set yet to the measurement mode select bits, the timer Bi interrupt request bit is not changed, that is, the bit retains the state.
- 6. If the input signal to the TBi<sub>IN</sub> pin is affected by noise, etc., the counter may not perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

# **MEMORANDUM**



# CHAPTER 7 SERIAL I/O

- 7.1 Overview
- 7.2 Block description
- 7.3 Clock synchronous serial I/O mode
- 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.1 Overview

This chapter describes the Serial I/O.

The Serial I/O consists of 2 channels: UART0 and UART1. They each have a transfer clock generating timer for the exclusive use of them and can operate independently. UART0 and UART1 have the same functions.

#### 7.1 Overview

UARTi (i = 0 and 1) has the following 2 operating modes:

- ●Clock synchronous serial I/O mode

  Transmitter and receiver use the same clock as the transfer clock. Transfer data has the length of 8 bits.
- ●Clock asynchronous serial I/O (UART) mode

  Transfer rate and transfer data format can arbitrarily be set. The user can select a 7-bit, 8-bit, or 9-bit length as the transfer data length.




Fig. 7.1.1 Transfer data formats in each operating mode

# 7.2 Block description

Figure 7.2.1 shows the block diagram of Serial I/O. Registers relevant to Serial I/O are described below.




Fig. 7.2.1 Block diagram of Serial I/O

## 7.2 Block description

#### 7.2.1 UARTi transmit/receive mode register

Figure 7.2.2 shows the structure of UARTi transmit/receive mode register. The serial I/O mode select bits is used to select UARTi's operating mode. Bits 4 to 6 are described in the section "7.4.2 Transfer data format," and bit 7 is done in the section "7.4.8 Sleep mode."




Fig. 7.2.2 Structure of UARTi transmit/receive mode register

#### (1) Internal/External clock select bit (bit 3)

[Clock synchronous serial I/O mode]

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34<sub>16</sub>, 3C<sub>16</sub>) becomes the count source of BRGi (described later). The BRGi output of which frequency is divided by 2 becomes the transfer clock. Additionally, the transfer clock is output from the CLKi pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLKi pin becomes the transfer clock.

#### [UART mode]

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34<sub>16</sub>, 3C<sub>16</sub>) becomes the count source of the BRGi (described later). Then, the CLKi pin functions as a programmable I/O port.

By setting this bit to "1" in order to select an external clock, the clock input to the CLKi pin becomes the count source of BRGi.

Always in the UART mode, the BRGi output of which frequency is divided by 16 is the transfer clock.

## 7.2 Block description

#### 7.2.2 UARTi transmit/receive control register 0

Figure 7.2.3 shows the structure of UARTi transmit/receive control register 0. For bits 0 and 1, refer to "7.2.1 (1) Internal/External clock select bit." For bit 7, refer to "7.2.2 transfer data format."




Fig. 7.2.3 Structure of UARTi transmit/receive control register 0

#### (1) CTS/RTS select bit (bit 2)

By clearing this bit to "0" in order to select the  $\overline{CTS}$  function, pins  $P8_0$  and  $P8_4$  function as  $\overline{CTS}$  input pins, and the input signal of "L" level to these pins becomes one of the transmission conditions. By setting this bit to "1" in order to select the  $\overline{RTS}$  function, pins  $P8_0$  and  $P8_4$  become  $\overline{RTS}$  output pins. When the receive enable bit (bit 2 at addresses  $35_{16}$ ,  $3D_{16}$ ) is "0" (reception disabled), the  $\overline{RTS}$  output pin outputs "H" level.

The output level of this pin becomes "L" when the receive enable bit is set to "1." It becomes "H" when reception starts and it becomes "L" when reception is completed.

#### (2) Transmit register empty flag (bit 3)

This flag is cleared to "0" when the UARTi transmit buffer register's contents are transferred to the UARTi transmit register. When transmission is completed and the UARTi transmit register becomes empty, this flag is set to "1."

#### 7.2.3 UARTi transmit/receive control register 1

Figure 7.2.4 shows the structure of UARTi transmit/receive control register 1. For bits 4 to 7, refer to each operation mode's description.




Fig. 7.2.4 Structure of UARTi transmit/receive control register 1

## 7.2 Block description

#### (1) Transmit enable bit (bit 0)

By setting this bit to "1," UARTi enters the transmission enable state. By clearing this bit to "0" during transmission, UARTi enters the transmission disable state after the transmission which is performed at that time is completed.

#### (2) Transmit buffer empty flag (bit 1)

This flag is set to "1" when data set in the UARTi transmit buffer register is transferred from the UARTi transmit buffer register to the UARTi transmit register. This flag is cleared to "0" when data is set in the UARTi transmit buffer register.

#### (3) Receive enable bit (bit 2)

By setting this bit to "1," UARTi enters the reception enable state. By clearing this bit to "0" during reception, UARTi quits the reception then and enters the reception disable state.

#### (4) Receive complete flag (bit 3)

This flag is set to "1" when data is ready in the UARTi receive register and that is transferred to the UARTi receive buffer register (i.e., when reception is completed). This flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out or when the receive enable bit (bit 2) is cleared to "0."

#### 7.2.4 UARTi transmit register and UARTi transmit buffer register

Figure 7.2.5 shows the block diagram of transmit section; Figure 7.2.6 shows the structure of UARTi transmit buffer register.




Fig. 7.2.5 Block diagram of transmit section




Fig. 7.2.6 Structure of UARTi transmit buffer register

## 7.2 Block description

The UARTi transmit buffer register is used to set transmit data. Set the transmit data into the low-order byte of this register when operating in the clock synchronous serial I/O mode or when a 7-bit or 8-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode, set the transmit data into the UARTi transmit buffer register as follows:

- •Bit 8 of the transmit data into bit 0 of high-order byte of this register.
- •Bits 7 to 0 of the transmit data into the low-order byte of this register.

The transmit data which is set in the UARTi transmit buffer register is transferred to the UARTi transmit register when the transmission conditions are satisfied, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmit buffer register becomes empty when the data which is set in the UARTi transmit buffer register is transferred to the UARTi transmit register. Accordingly, the user can set next transmit data.

When selecting the "MSB first" in the clock synchronous serial I/O mode, the data of which bit position was reversed is written, as a transmit data, into the UARTi transmit buffer register. (Refer to section "7.3.2 Transfer data format.") Transmission operation itself is the same whichever format is selected, "LSB first" or "MSB first."

When quitting the transmission which is in progress and setting the UARTi transmit buffer register again, follow the procedure described bellow:

- ① Clear the serial I/O mode select bits (bits 2 to 0 at addresses 30<sub>16</sub>, 38<sub>16</sub>) to "000<sub>2</sub>" (Serial I/O disabled).
- 2 Set the serial I/O mode select bits again.
- 3 Set the transmit enable bit (bit 0 at addresses 35<sub>16</sub>, 3D<sub>16</sub>) to "1" (transmission enabled) and set transmit data in the UARTi transmit buffer register.

## 7.2.5 UARTi receive register and UARTi receive buffer register

Figure 7.2.7 shows the block diagram of receive section; Figure 7.2.8 shows the structure of UARTi receive buffer register.




Fig. 7.2.7 Block diagram of receive section




Fig. 7.2.8 Structure of UARTi receive buffer register

## 7.2 Block description

The UARTi receive register is used to convert serial data which is input to the RxD<sub>i</sub> pin into parallel data. This register takes in the input signal to the RxD<sub>i</sub> pin synchronously with the transfer clock, one bit at a time.

The UARTi receive buffer register is used to read out receive data. When reception is completed, receive data which is taken in the UARTi receive register is automatically transferred to the UARTi receive buffer register. The contents of UARTi receive buffer register is updated when the next data is ready before reading out the data which has been transferred to the UARTi receive buffer register (i.e., an overrun error occurs).

When selecting the "MSB first" in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then the data of which bit position was reversed is read out, as receive data. (Refer to section "7.3.2 Transfer data format.") Reception operation itself is the same whichever format is selected, "LSB first" or "MSB first."

The UARTi receive buffer register is initialized by setting the receive enable bit (bit 2 at addresses 35<sub>16</sub>, 3D<sub>16</sub>) to "1" after clearing it to "0."

Figure 7.2.9 shows the contents of UARTi receive buffer register when reception is completed.




Fig. 7.2.9 Contents of UARTi receive buffer register when reception is completed

#### 7.2.6 UARTi baud rate register (BRGi)

The UARTi baud rate register (BRGi) is an 8-bit timer exclusively used for UARTi to generate a transfer clock. It has a reload register. Assuming that a value set in the BRGi is "n" ( $n = "00_{16}"$  to "FF<sub>16</sub>"), the BRGi divides the count source frequency by n + 1.

In the clock synchronous serial I/O mode, the BRGi is valid when an internal clock is selected, and a clock of which frequency is the BRGi output's frequency divided by 2 becomes the transfer clock. In the UART mode, the BRGi is always valid, and a clock of which frequency is the BRGi output's frequency divided by 16 becomes the transfer clock.

The data which is written to the addresses 31<sub>16</sub> and 39<sub>16</sub> is written to both the timer register and the reload register whether transmission/reception is stopped or in progress. Accordingly, writing to their addresses, perform it while that is stopped.

Figure 7.2.10 shows the structure of the UARTi baud rate register (BRGi); Figure 7.2.11 shows the block diagram of transfer clock generating section.




Fig. 7.2.10 Structure of UARTi baud rate register (BRGi)




Fig. 7.2.11 Block diagram of transfer clock generating section

## 7.2 Block description

#### 7.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers

When using UARTi, 2 types of interrupts, which are UARTi transmit and UARTi receive interrupts, can be used. Each interrupt has its corresponding interrupt control register. Figure 7.2.12 shows the structure of UARTi transmit interrupt control and UARTi receive interrupt control registers.

For details about interrupts, refer to "Chapter 4. INTERRUPTS."




Fig. 7.2.12 Structure of UARTi transmit interrupt control and UARTi receive interrupt control registers

#### (1) Interrupt priority level select bits (bits 0 to 2)

These bits select the priority level of the UARTi transmit interrupt or UARTi receive interrupt. When using UARTi transmit/receive interrupt, select priority levels 1 to 7. When the UARTi transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable the UARTi transmit/receive interrupt, set these bits to "0002" (level 0).

#### (2) Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to "1" when data is transferred from the UARTi transmit buffer register to the UARTi transmit register. The UARTi receive interrupt request bit is set to "1" when data is transferred from the UARTi receive register to the UARTi receive buffer register. However, when an overrun error occurs, it does not change.

Each interrupt request bit is automatically cleared to "0" when its corresponding interrupt request is accepted. This bit can be set to "1" or "0" by software.

## 7.2 Block description

#### 7.2.8 Port P8 direction register

I/O pins of UARTi are shared with port P8. When using pins P8<sub>2</sub> and P8<sub>6</sub> as serial data input pins (RxD<sub>i</sub>), set the corresponding bits of the port P8 direction register to "0" to set these pins for the input mode. When using pins P8<sub>0</sub>, P8<sub>1</sub>, P8<sub>3</sub> to P8<sub>5</sub> and P8<sub>7</sub> as I/O pins (CTS<sub>i</sub>/RTS<sub>i</sub>, CLK<sub>i</sub>, TxD<sub>i</sub>) of UARTi, these pins are forcibly set as I/O pins of UARTi regardless of port P8 direction register's contents. Figure 7.2.13 shows the relationship between the port P8 direction register and UARTi's I/O pins.




Fig. 7.2.13 Relationship between port P8 direction register and UARTi's I/O pins

# 7.3 Clock synchronous serial I/O mode

Table 7.3.1 lists the performance overview in the clock synchronous serial I/O mode, and Table 7.3.2 lists the functions of I/O pins in this mode.

Table 7.3.1 Performance overview in clock synchronous serial I/O mode

Item		Functions		
Transfer data format		Transfer data has a length of 8 bits.		
		LSB first or MSB first can be selected by software.		
Transfer rate	When selecting internal clock	Clock which is BRGi output's divided by 2.		
	When selecting external clock	Maximum 5 Mbps		
Transmit/Receive control		CTS function or RTS function can be selected by software.		

Table 7.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection
TxDi (P83, P87)	Serial data output	Fixed
		(Dummy data is output when performing only reception.)
RxDi (P82, P86)	Serial data input	Port P8 direction register*1's corresponding bit = "0"
CLK <sub>i</sub> (P8 <sub>1</sub> , P8 <sub>5</sub> )	Transfer clock output	Internal/External clock select bit*2 = "0"
	Transfer clock input	Internal/External clock select bit = "1"
CTSi/RTSi	CTS input	CTS/RTS select bit*3 = "0"
(P8 <sub>0</sub> , P8 <sub>4</sub> )	RTS output	CTS/RTS select bit = "1"

Port P8 direction register\*1: Address 14<sub>16</sub>

Internal/External clock select bit\*2: bit 3 at addresses 30<sub>16</sub>, 38<sub>16</sub>

CTS/RTS select bit\*3: bit 2 at addresses 3416, 3C16

Notes 1: The TxD<sub>i</sub> pin outputs "H" level until transmission starts after UARTi's operating mode is selected.

2: The RxD<sub>i</sub> pin can be used as a programmable I/O port when performing only transmission.

## 7.3 Clock synchronous serial I/O mode

#### 7.3.1 Transfer clock (synchronizing clock)

Data transfer is performed synchronously with the transfer clock. For the transfer clock, the user can select whether to generate the transfer clock internally or to input it from an external.

The transfer clock is generated by operation of the transmit control circuit. Accordingly, <u>even when performing only reception</u>, set the transmit enable bit to "1," and set dummy data in the UARTi transmit buffer register in order to <u>make the transmit control circuit active</u>.

#### (1) Generating transfer clock internally

The count source selected with the BRG count source select bits is divided by the BRGi, and its BRGi output is further divided by 2. This is the transfer clock. The transfer clock is output from the CLKi pin.

#### [Setting relevant registers]

- •Select an internal clock (bit 3 at addresses 30<sub>16</sub>, 38<sub>16</sub> = "0").
- •Select the BRGi's count source (bits 0 and 1 at addresses 34<sub>16</sub>, 3C<sub>16</sub>)
- •Set "divide value -1" (= n;  $00_{16}$  to FF<sub>16</sub>) to the BRGi (addresses  $31_{16}$ ,  $39_{16}$ ).

Transfer clock frequency = 
$$\frac{f_i}{2 (n+1)}$$
 f<sub>i</sub>: Frequency of BRGi's count source (f<sub>2</sub>f<sub>4</sub>, f<sub>16</sub>f<sub>32</sub>, f<sub>64</sub>f<sub>128</sub>, f<sub>512</sub>f<sub>1024</sub>)

- •Enable transmission (bit 0 at addresses 35<sub>16</sub>, 3D<sub>16</sub> = "1").
- •Set data to the UARTi transmit buffer register (addresses 32<sub>16</sub>, 3A<sub>16</sub>)

#### [Pin's state]

- •A transfer clock is output from the CLK; pin.
- •Serial data is output from the TxDi pin. (Dummy data is output when performing only reception.)

#### (2) Inputting transfer clock from an external

A clock input from the CLK; pin is the transfer clock.

#### [Setting relevant registers]

- •Select an external clock (bit 3 at addresses 30<sub>16</sub>, 38<sub>16</sub> = "1").
- •Enable transmission (bit 0 at addresses 35<sub>16</sub>, 3D<sub>16</sub> = "1").
- •Set data to the UARTi transmit buffer register (addresses 3216, 3A16).

#### [Pin's state]

- •A transfer clock is input from the CLK<sub>i</sub> pin.
- •Serial data is output from the TxD<sub>i</sub> pin. (Dummy data is output when performing only reception.)

#### 7.3.2 Transfer data format

LSB first or MSB first can be selected as the transfer data format. Table 7.3.3 lists the relationship between the transfer data format and writing/reading to and from the UARTi transmit/receive buffer register.

The transfer format select bit (bit 7 at addresses 3416, 3C16) selects the transfer data format. When this bit is cleared to "0," the set data is written to the UARTi transmit buffer register as the transmit data as it is. Similarly, the data in the UARTi receive buffer register is read out as the receive data as it is. (Refer to the upper row in Table 7.3.3.)

When this bit is set to "1," each bit's position of set data is reversed, and the resultant data is written to the UARTi transmit buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and the resultant data is read out as the receive data. (Refer to the lower row in Table 7.3.3.)

Note that only the method of writing/reading to and from the UARTi transmit/receive buffer register is affected by selection of the transfer data format, and that the transmit/receive operation is unaffected by it.

Table 7.3.3 Relationship between transfer data format and writing/reading to and from UARTi transmit/receive buffer register

receive burier register					
Transfer format select bit	Transfer data format	Writing to UARTi transmit buffer register		Reading from UARTi receive buffer register	
	LSB (Least Significant Bit) first	Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7 —	<b>D</b> 7	DB7 <del>◀</del>	D <sub>7</sub>
		DB6 —	<b>▶</b> D <sub>6</sub>	DB6 <del>◀</del>	D <sub>6</sub>
0		DB5	<b>D</b> 5	DB5 <del>◀</del>	D <sub>5</sub>
		DB4 —	<b>→</b> D4	DB4 <del>◀</del>	—— D4
		DB3 —	<b>→</b> D <sub>3</sub>	DB3 <del>•</del>	D <sub>3</sub>
		DB2 —	<b>→</b> D <sub>2</sub>	DB2 <del>•</del>	D <sub>2</sub>
		DB1 —	<b>→</b> D <sub>1</sub>	DB1 <del>◀</del>	D <sub>1</sub>
		DB0 —	<b>→</b> D <sub>0</sub>	DB0 <del>◀</del>	D <sub>0</sub>
	20	Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7 、	<b>⊿</b> D <sub>7</sub>	DB7	, D7
	MSB (Most Significant Bit) first	DB6 🔪	<b>D</b> 6	DB6	/_ D <sub>6</sub>
1		DB5	D5	DB5	//_ D₅
		DB4	D4	DB4	D4
		DB3	D3	DB3	D3
		DB2 ///	D2	DB2	D2
		DB1 //	D <sub>1</sub>	DB1	\\ D <sub>1</sub>
		DB0 /	<b>D</b> 0	DB0	\ D <sub>0</sub>

# 7.3 Clock synchronous serial I/O mode

#### 7.3.3 Method of transmission

Figures 7.3.1 shows an initial setting example for relevant registers when transmitting. Transmission is started when all of the following conditions (① to ③) are satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following precondition satisfied.

#### <Pre>condition>

The CLK<sub>i</sub> pin's input is "H" level

Note: When an internal clock is selected, above precondition is ignored.

- <Transmission conditions>
- ① Transmission is enabled (transmit enable bit = "1").
- ② Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")
- ③ CTSi pin's input is "L" level (when CTS function selected).

**Note**: When the CTS function is not selected, this condition is ignored.

When using interrupts, it is necessary to set the relevant register to enable interrupts. For details, refer to "Chapter 4. INTERRUPTS."

Figure 7.3.2 shows writing data after start of transmission, and Figure 7.3.3 shows detection of transmission's completion.




Fig. 7.3.1 Initial setting example for relevant registers when transmitting

## 7.3 Clock synchronous serial I/O mode




Fig. 7.3.2 Writing data after start of transmission




Fig. 7.3.3 Detection of transmission's completion

## 7.3 Clock synchronous serial I/O mode

#### 7.3.4 Transmit operation

When the transmit conditions described in page 7-20 are satisfied, the following operations are automatically performed simultaneously.

- •The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.
- •8 transfer clocks are generated (when an internal clock is selected).
- •The transmit buffer empty flag is set to "1."
- •The transmit register empty flag is cleared to "0."
- •The UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."

The transmit operations are described below.

- ① Data in the UARTi transmit register is transmitted from the TxD<sub>i</sub> pin synchronously with the falling of the transfer clock.
- 2 This data is transmitted bit by bit sequentially beginning with the least significant bit.
- When 1-byte data has been transmitted, the transmit register empty flag is set to "1," indicating completion of the transmission.

#### Figure 7.3.4 shows the transmit operation.

In the case of an internal clock is selected, when the transmit conditions for the next data are satisfied at completion of the transmission, the transfer clock is generated continuously. Accordingly, when performing transmission continuously, set the next transmit data to the UARTi transmit buffer register during transmission (when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the transfer clock stops at "H" level.

Figures 7.3.5 shows an example of transmit timing (when selecting an internal clock).




Fig. 7.3.4 Transmit operation




Fig. 7.3.5 Example of transmit timing (when selecting internal clock)

## 7.3 Clock synchronous serial I/O mode

#### 7.3.5 Method of reception

Figures 7.3.6 and 7.3.7 show initial setting examples for relevant registers when receiving. Reception is started when all of the following conditions (① to ③) are satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following precondition satisfied.

#### <Pre>condition>

The CLKi pin's input is "H" level.

Note: When an internal clock is selected, above precondition is ignored.

#### <Reception conditions>

- ① Reception is enabled (receive enable bit = "1").
- 2 Transmission is enabled (transmit enable bit = "1").
- 3 Dummy data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")

When using interrupts, it is necessary to set the relevant register to enable interrupts. For details, refer to "Chapter 4. INTERRUPTS."

Figure 7.3.8 shows processing after reception's completion.




Fig. 7.3.6 Initial setting example for relevant registers when receiving (1)

## 7.3 Clock synchronous serial I/O mode




Fig. 7.3.7 Initial setting example for relevant registers when receiving (2)




Fig. 7.3.8 Processing after reception's completion

## 7.3 Clock synchronous serial I/O mode

#### 7.3.6 Receive operation

When the receive conditions listed on page 7-26 are satisfied, the UARTi enters the receive enable state.

The receive operations are described below.

- ① The input signal of the RxDi pin is taken into the most significant bit of the UARTi receive register synchronously with the rising of the transfer clock.
- 2 The contents of the UARTi receive register are shifted by 1 bit to the right.
- 3 Steps 1 and 2 are repeated at each rising of the transfer clock.
- When 1-byte data is prepared in the UARTi receive register, the contents of this register are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1," and the UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out. Figure 7.3.10 shows the receive operation, and Figure 7.3.11 shows an example of receive timing (when selecting an external clock).

When the transfer format select bit = "1" (MSB first), each bit's position of this register's contents is reversed and the resultant data is read out.




Fig. 7.3.9 Connection example




Fig. 7.3.10 Receive operation

## 7.3 Clock synchronous serial I/O mode




Fig. 7.3.11 Example of receive timing (when selecting external clock)

#### 7.3.7 Process on detecting overrun error

In the clock synchronous serial I/O mode, an overrun error can be detected.

An overrun error occurs when the next data is prepared in the UARTi receive register with the receive complete flag = "1" (data is present in the UARTi receive buffer register) and that is transferred to the receive buffer register, in other words, when the next data is prepared before reading out the contents of the UARTi receive buffer register. When an overrun error occurs, the next receive data is written into the UARTi receive buffer register, and the UARTi receive interrupt request bit is not changed.

An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register and the overrun error flag is set to "1." The overrun error flag is cleared to "0" by clearing the receive enable bit to "0."

When an overrun error occurs during reception, initialize the overrun error flag and the UARTi receive buffer register before performing reception again. When it is necessary to perform retransmission owing to an overrun error which occurs in the receiver side, set the UARTi transmit buffer register again before starting transmission again.

The method of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

#### (1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- 2 Set the receive enable bit to "1" again (reception enabled)

### (2) Method of setting UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "0002" (serial I/O ignored).
- 2 Set the serial I/O mode select bits to "0012" again.
- 3 Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

## 7.3 Clock synchronous serial I/O mode

# [Precautions when operating in clock synchronous serial I/O mode]

- 1. The transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, transmit operation (setting for transmission) must be performed. In this case, dummy data is output from the TxD<sub>i</sub> pin.
- 2. When receiving, simultaneously set the receive enable bit and the transmit enable bit to "1."
- 3. When selecting an external clock, satisfy the following 3 conditions with the input to CLK<sub>i</sub> pin = "H" level.

#### <When transmitting>

- ① Set the transmit enable bit to "1."
- 2 Write transmit data to the UARTi transmit buffer register.
- ③ Input "L" level to the  $\overline{CTS_i}$  pin (when selecting the  $\overline{CTS}$  function).

#### <When receiving>

- ① Set the receive enable bit to "1."
- 2 Set the transmit enable bit to "1."
- 3 Write dummy data to the UARTi transmit buffer register.
- 4. When receiving data, write dummy data to the low-order byte of the UARTi transmission buffer register for each reception of 1-byte data.
- 5. The output level of the RTS<sub>i</sub> pin becomes "L" simultaneously at setting the receive enable bit to "1." The output level of this pin becomes "H" when receive starts, and it becomes "L" when receive is completed. The output level of this pin changes regardless of the contents of the transmit enable bit, the transmission buffer empty flag, and the receive complete flag.

# 7.4 Clock asynchronous serial I/O (UART) mode

Table 7.4.1 lists the performance overview in the UART mode, and Table 7.4.2 lists the functions of I/O pins in this mode.

Table 7.4.1 Performance overview in UART mode

Item		Functions		
Transfer data	Start bit	1 bit		
format	Character bit (Transfer data)	7 bits, 8 bits, or 9 bits		
	Parity bit	0 bit or 1 bit (Odd or even can be selected.)		
	Stop bit	1 bit or 2 bits		
Transfer rate	When selecting internal clock	Clock of BRGi output divided by 16		
	When selecting external clock	Maximum 312.5 kbps		
Error detection		4 types (Overrun, Framing, Parity, and Summing)		
		Presence of error can be detected only by checking error sum flag.		

Table 7.4.2 Functions of I/O pins in UART mode

Pin name Functions		Method of selection
TxDi (P83, P87)	Serial data output	Fixed
RxDi (P82, P86)	Serial data input	Port P8 direction register*1's corresponding bit = "0"
CLK <sub>i</sub> (P8 <sub>1</sub> , P8 <sub>5</sub> )	BRGi's count source	Internal/External clock select bit*2 = "1"
	input	
CTSi/RTSi (P80, P84)	CTS input	CTS/RTS select bit*3 = "0"
	RTS output	CTS/RTS select bit = "1"

Port P8 direction register\*1: Address 14<sub>16</sub>

Internal/External clock select bit\*2: bit 3 at addresses 30<sub>16</sub>, 38<sub>16</sub>

CTS/RTS select bit\*3: bit 2 at addresses 34<sub>16</sub>, 3C<sub>16</sub>

Notes 1: The TxD<sub>i</sub> pin outputs "H" level while not transmitting after selecting UARTi's operating mode.

- 2: The RxD<sub>i</sub> pin can be used as a programmable I/O port when performing only transmission.
- 3: The CLK<sub>i</sub> pin can be used as a programmable I/O port when selecting internal clock.
- 4: The CTS/RTS pin can be used as a input port when performing only reception and not using RTS function (when selecting CTS function).

# 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.1 Transfer rate (frequency of transfer clock)

The transfer rate is determined by the BRGi (addresses 31<sub>16</sub>, 39<sub>16</sub>).

When setting "n" into BRGi (n = " $00_{16}$ " to "FF $_{16}$ "), BRGi divides the count source frequency by n + 1. The divided clock by BRGi is further divided by 16 and the resultant clock becomes the transfer clock. Accordingly, the value "n" is expressed by the following formula.

$$n = \frac{F}{16 \times B} - 1$$

n: Value set into BRGi (0016 to FF16)

F: BRGi's count source frequency

B: Transfer rate (bps)

An internal clock or an external clock can be selected as the BRGi's count source with the internal/external clock select bit (bit 3 at addresses 30<sub>16</sub>, 38<sub>16</sub>). When an internal clock is selected, the clock selected with the BRG count source select bits (bits 0 and 1 at addresses 34<sub>16</sub>, 3C<sub>16</sub>) becomes the BRGi's count source. When an external clock is selected, the clock input to the CLK<sub>i</sub> pin becomes the BRGi's count source. Tables 7.4.3 to 7.4.5 are list the setting examples of transfer rate. Set the same transfer rate between the transmitter and the receiver.

Table 7.4.3 Setting examples of transfer rate (1)

14510 7.4.0	ible 7.4.5 Setting examples of transfer rate (1)						
	$f(X_{IN}) = 25 \text{ MHz}$						
Transfer	Clock source f	or peripheral device	s select bit = "1"	Clock source for peripheral devices select bit = "0"			
rate (bps)	BRGi count	BRGi setting	Actual time	BRGi count	BRGi setting	Actual time	
	source	value : n	(bps)	source	value : n	(bps)	
150	<b>f</b> <sub>64</sub>	162 (A2 <sub>16</sub> )	149.78	f <sub>128</sub>	80 (5016)	150.70	
300	<b>f</b> <sub>64</sub>	80 (5016)	301.41	f <sub>32</sub>	162 (A2 <sub>16</sub> )	299.56	
600	<b>f</b> <sub>16</sub>	162 (A2 <sub>16</sub> )	599.12	f <sub>32</sub>	80 (5016)	602.82	
1200	<b>f</b> <sub>16</sub>	80 (5016)	1205.63	<b>f</b> <sub>32</sub>	40 (2816)	1190.93	
2400	<b>f</b> <sub>16</sub>	40 (2816)	2381.86	f <sub>4</sub>	162 (A2 <sub>16</sub> )	2396.47	
4800	f <sub>2</sub>	162 (A2 <sub>16</sub> )	4792.94	f <sub>4</sub>	80 (5016)	4822.53	
9600	f <sub>2</sub>	80 (5016)	9645.06	f <sub>4</sub>	40 (2816)	9527.44	
19200	f <sub>2</sub>	40 (2816)	19054.88				
31250	f <sub>2</sub>	24 (1816)	31250.00				

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

Table 7.4.4 Setting examples of transfer rate (2)

	f(X <sub>IN</sub> ) = 24.576 MHz					_	
Transfer	Clock source f	or peripheral device	s select bit = "1"	Clock source f	ck source for peripheral devices select bit = "0"		
rate (bps)	BRGi count	BRGi setting	Actual time	BRGi count	BRGi setting	Actual time	
	source	value : n	(bps)	source	value : n	(bps)	
150	<b>f</b> 64	159 (9F <sub>16</sub> )	150.00	<b>f</b> <sub>128</sub>	79 (4F <sub>16</sub> )	150.00	
300	<b>f</b> 64	79 (4F <sub>16</sub> )	300.00	f <sub>32</sub>	159 (9F <sub>16</sub> )	300.00	
600	<b>f</b> 16	159 (9F <sub>16</sub> )	600.00	<b>f</b> <sub>32</sub>	79 (4F <sub>16</sub> )	600.00	
1200	<b>f</b> 16	79 (4F <sub>16</sub> )	1200.00	<b>f</b> <sub>32</sub>	39 (27 <sub>16</sub> )	1200.00	
2400	<b>f</b> <sub>16</sub>	39 (27 <sub>16</sub> )	2400.00	f <sub>4</sub>	159 (9F <sub>16</sub> )	2400.00	
4800	f <sub>2</sub>	159 (9F <sub>16</sub> )	4800.00	f <sub>4</sub>	79 (4F <sub>16</sub> )	4800.00	
9600	f <sub>2</sub>	79 (4F <sub>16</sub> )	9600.00	f <sub>4</sub>	39 (27 <sub>16</sub> )	9600.00	
19200	f <sub>2</sub>	39 (2716)	19200.00	f <sub>4</sub>	19 (1316)	19200.00	
31250							

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

Table 7.4.5 Setting examples of transfer rate (3)

14510 11110	THIS Country examples of transfer rate (6)						
		Clock source for peripheral devices select bit = "0"					
Transfer	f(	$X_{IN}$ ) = 39.3216 N	ЛНz	$f(X_{IN}) = 40 \text{ MHz}$			
rate (bps)	BRGi count	BRGi setting	Actual time	BRGi count	BRGi setting	Actual time	
	source	value : n	(bps)	source	value : n	(bps)	
150	<b>f</b> <sub>128</sub>	127 (7F <sub>16</sub> )	150.00	<b>f</b> <sub>128</sub>	129 (8116)	150.24	
300	<b>f</b> <sub>32</sub>	255 (FF <sub>16</sub> )	300.00	<b>f</b> <sub>128</sub>	64 (4016)	300.48	
600	<b>f</b> <sub>32</sub>	127 (7F <sub>16</sub> )	600.00	f <sub>32</sub>	129 (8116)	600.96	
1200	<b>f</b> <sub>32</sub>	63 (3F <sub>16</sub> )	1200.00	<b>f</b> <sub>32</sub>	64 (4016)	1201.92	
2400	f <sub>4</sub>	255 (FF <sub>16</sub> )	2400.00	f <sub>32</sub>	32 (2016)	2367.42	
4800	f <sub>4</sub>	127 (7F <sub>16</sub> )	4800.00	f <sub>4</sub>	129 (8116)	4807.69	
9600	f <sub>4</sub>	63 (3F <sub>16</sub> )	9600.00	f <sub>4</sub>	64 (4016)	9615.38	
19200	f <sub>4</sub>	31 (1F <sub>16</sub> )	19200.00	f <sub>4</sub>	32 (2016)	18939.39	
31250				f <sub>4</sub>	19 (1316)	31250.00	

Clock source for peripheral devices select bit: bit 2 at address 5F<sub>16</sub>

## 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.2 Transfer data format

The transfer data format can be selected from formats shown in Figure 7.4.1. Bits 4 to 6 at addresses 30<sub>16</sub> and 38<sub>16</sub> select the transfer data format. (Refer to Figure 7.1.1.) Set the same transfer data format for both transmitter and receiver sides.

Figure 7.4.2 shows an example of transfer data format. Table 7.4.6 lists each bit in transmit data.




Fig. 7.4.1 Transfer data format




Fig. 7.4.2 Example of transfer data format

Table 7.4.6 Each bit in transmit data

Name	Functions			
ST	"L" signal equivalent to 1 character bit which is added immediately before the			
Start bit	character bits. It indicates start of data transmission.			
DATA	Transmit data which is set in the UARTi transmit buffer register.			
Character bit				
PAR	A signal that is added immediately after the character bits in order to improve data			
Parity bit	reliability. The level of this signal changes according to selection of odd/even parity			
	in such a way that the sum of "1"s in this bit and character bits is always an odd			
	or even number.			
ST	"H" level signal equivalent to 1 or 2 character bits which is added immediately after			
Stop bit	the character bits (or parity bit when parity is enabled). It indicates finish of data			
	transmission.			

## 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.3 Method of transmission

Figure 7.4.3 shows an initial setting example for relevant registers when transmitting.

The difference due to selection of transfer data length (7 bits, 8 bits, or 9 bits) is only that data length. When selecting a 7- or 8-bit data length, set the transmit data into the low-order byte of the UARTi transmit buffer register. When selecting a 9-bit data length, set the transmit data into that low-order byte and bit 0 of that high-order byte.

Transmission is started when all of the following conditions (1) to 3) are satisfied:

- ① Transmit is enabled (transmit enable bit = "1").
- ② Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0").
- 3 CTSi pin's input is "L" level (when CTS function selected).

Note: When the CTS function is not selected, this condition is ignored.

When using interrupts, it is necessary to set the corresponding register to enable interrupts. For details, refer to "Chapter 4. INTERRUPTS."

Figure 7.4.4 shows writing data after start of transmission, and Figure 7.4.5 shows detection of transmission's completion.




Fig. 7.4.3 Initial setting example for relevant registers when transmitting

# 7.4 Clock asynchronous serial I/O (UART) mode




Fig. 7.4.4 Writing data after start of transmission




Fig. 7.4.5 Detection of transmission's completion

## 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.4 Transmit operation

Simultaneously when the transmit conditions listed on page 7-40 are satisfied, the following operations are automatically performed.

- •The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.
- •The transmit buffer empty flag is set to "1."
- •The transmit register empty flag is cleared to "0."
- •The UARTi transmit interrupt request occurs and the interrupt request bit is set to "1."

The transmit operations are described below.

- ① Data in the UARTi transmit register is transmitted from the TxDi pin.
- ② This data is transmitted bit by bit sequentially in order of  $ST \rightarrow DATA$  (LSB) $\rightarrow \bullet \bullet \bullet \rightarrow DATA$  (MSB) $\rightarrow PAR$   $\rightarrow SP$  according to the set transfer data format.
- When the stop bit has been transmitted, the transmission register empty flag is set to "1," indicating completion of transmission.

When the transmit conditions for the next data are satisfied at completion of transmission, the start bit is generated following the stop bit, and the next data is transmitted. When performing transmission continuously, set the next transmit data in the UARTi transmit buffer register during transmission (when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the TxDi pin outputs "H" level.

Figures 7.4.6 shows example of transmit timing when the transfer data length is 8 bits, and Figure 7.4.7 shows an example of transmit timing when the transfer data length is 9 bits.




Fig. 7.4.6 Example of transmit timing when transfer data length is 8 bits (when parity enabled, selecting 1 stop bit)




Fig. 7.4.7 Example of transmit timing when transfer data length is 9 bits (when parity disabled, selecting 2 stop bits)

# 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.5 Method of reception

Figure 7.4.8 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① and ②) are satisfied:

- ① Reception is enabled (receive enable bit = "1").
- 2 The start bit is detected.

When using interrupts, it is necessary to set the corresponding register to enable interrupts. For details, refer to "Chapter 4. INTERRUPTS."

Figure 7.4.9 shows processing after reception's completion.






Fig. 7.4.8 Initial setting example for relevant registers when receiving

## 7.4 Clock asynchronous serial I/O (UART) mode




Fig. 7.4.9 Processing after reception's completion

#### 7.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the reception enabled state and reception starts at detecting ST. The receive operation is described below.

- ① The input signal of the RxD<sub>i</sub> pin is taken into the most significant bit of the UARTi receive register synchronously with the transfer clock's rising.
- 2 The contents of UARTi receive register are shifted by 1 bit to the right.
- ③ Steps ① and ② are repeated at each rising of the transfer clock.
- When one set of data has been prepared, in other words, the shift according to the selected data format has been completed; the UARTi receive register's contents are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1," and the UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out. Figure 7.4.11 shows an example of receive timing when the transfer data length is 8 bits.




Fig. 7.4.10 Connection example

## 7.4 Clock asynchronous serial I/O (UART) mode




Fig. 7.4.11 Example of receive timing when transfer data length is 8 bits (when parity disabled, selecting 1 stop bit)

#### 7.4.7 Process on detecting error

Errors listed below can be detected in the UART mode:

#### Overrun error

An overrun error occurs when the next data is prepared in the UARTi receive register with the receive completion flag = "1" (that is, data present in the UARTi receive buffer register) and that data is transferred to the UARTi receive buffer register. In other words, when the next data is prepared before the contents of the UARTi receive buffer register is read out, an overrun error occurs. When an overrun error occurs, the next receive data is written into the UARTi receive buffer register, and the UARTi receive interrupt request bit is not changed.

#### •Framing error

A framing error occurs when the number of detected stop bits does not match the number of stop bits set. (The UARTi interrupt request bit becomes "1.")

#### ●Parity error

A parity error occurs when the sum of "1"s in the parity bit and character bits does not match the number of "1"s set. (The UARTi interrupt request bit becomes "1.")

Each error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the corresponding error flag is set to "1." Furthermore, when any of the above errors occurs, the error sum flag is set to "1." Accordingly, the error sum flag informs the user whether any error has occurred or not.

The overrun error flag is cleared to "0" by clearing the receive enable bit to "0."

The framing error flag and the parity error flag are cleared to "0" by reading the contents of the UARTi receive buffer register low-order byte or clearing the receive enable bit to "0." The error sum flag is cleared to "0" by clearing the all error flags, which are overrun, framing, and parity.

When errors occur during reception, initialize the error flags and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to an error which occurs in the receiver side, set the UARTi transmit buffer register again, and then starts transmission again.

The method of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

#### (1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ② Set the receive enable bit to "1" again (reception enabled).

#### (2) Method of setting UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "0002" (serial I/O ignored).
- ② Set the serial I/O mode select bits again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

## 7.4 Clock asynchronous serial I/O (UART) mode

#### 7.4.8 Sleep mode

This mode is used to transfer data between the specified microcomputers, which are connected by using UARTi. The sleep mode is selected by setting the sleep select bit (bit 7 at addresses 30<sub>16</sub>, 38<sub>16</sub>) to "1" when receiving.

In the sleep mode, receive operation is performed when the MSB ( $D_8$  when the transfer data length is 9 bits,  $D_7$  when it is 8 bits,  $D_6$  when it is 7 bits) of the receive data is "1." Receive operation is not performed when the MSB is "0." (The UARTi receive register's contents are not transferred to the UARTi receive buffer register. Additionally, the receive complete flag and error flags do not change and the UARTi receive interrupt request does not occur.)

The following shows an usage example of sleep mode when the transfer data length is 8 bits.

- ① Set the same transfer data format for the master and slave microcomputers. Select the sleep mode for the slave microcomputers.
- ② Transmit data, which has "1" in bit 7 and the address of the slave microcomputer with which communicates in bits 0 to 6, from the master microcomputer to all slave microcomputers.
- ③ All slave microcomputers receive data of step ②. (At this time, the UARTi receive interrupt request occurs.)
- In all slave microcomputers, check in the interrupt routine whether bits 0 to 6 in the receive data match their addresses.
- ⑤ In the slave microcomputer of which address matches bits 0 to 6 in the receive data, clear the sleep mode. (Do not clear the sleep mode for the other slave microcomputers.)
  By performing steps ② to ⑤, "specification of the microcomputer performing transfer" is realized.
- © Transmit data, which has "0" in bit 7, from the master microcomputer. (Only the microcomputer specified in steps ② to ⑤ can receive this data. The other microcomputers do not receive this data.)
- ② By repeating step ⑥, transfer can be performed between the same microcomputers continuously. When communicating with another microcomputer, perform steps ② to ⑤ in order to specify the new slave microcomputer.




Fig. 7.4.12 Sleep mode

# CHAPTER 8

# **A-D CONVERTER**

- 8.1 Overview
- 8.2 Block description
- 8.3 A-D conversion method (succesive approximation conversion method)
- 8.4 Absolute accuracy and differential non-linearity error
- 8.5 Comparison voltage in 8-bit mode
- 8.6 One-shot mode
- 8.7 Repeat mode
- 8.8 Single sweep mode
- 8.9 Repeat sweep mode 0
- 8.10 Repeat sweep mode 1

## 8.1 Overview

## 8.1 Overview

The A-D converter has the performance specifications listed in Table 8.1.1.

Table 8.1.1 Performance specifications of A-D converter

Item	Performance specifications			
A-D conversion method	Successive approximation conversion method			
Resolution	Either 8 bits or 10 bits can be selected by software			
Absolute accuracy	8-bit mode: ±2 LSB			
	10-bit mode: ±3 LSB			
Analog input pin	8 pins (AN₀ to AN₁)			
Conversion rate per analog input pin	8-bit mode: 49 φ <sub>AD</sub> * cycles			
	10-bit mode: 59 φ <sub>AD</sub> * cycles			

φ<sub>AD</sub>\*: A-D converter's operation clock

The A-D converter has the 5 operation modes listed below.

#### One-shot mode

This mode is used to perform the operation once for a voltage input from one selected analog input pin.

#### •Repeat mode

This mode is used to perform the operation repeatedly for a voltage input from one selected analog input pin.

#### Single sweep mode

This mode is used to perform the operation for voltages input from multiple selected analog input pins, one at a time.

#### •Repeat sweep mode 0

This mode is used to perform the operation repeatedly for voltages input from multiple selected analog input pins.

#### •Repeat sweep mode 1

This mode is used to perform the operation repeatedly for voltages input from all analog input pins. In this mode, analog input pins are separated into two groups according to the frequency of use. One is the group for more frequencies of use, and the other is the group for fewer frequencies of use.

# 8.2 Block description

Figure 8.2.1 shows the block diagram of the A-D converter. Registers relevant to the A-D converter are described below.




Fig. 8.2.1 Block diagram of A-D converter

## 8.2 Block description

#### 8.2.1 A-D control register 0

Figure 8.2.2 shows the structure of the A-D control register 0. The A-D operation mode select bits 0 select the operation mode of the A-D converter. The other bits are described below.




Fig. 8.2.2 Structure of A-D control register 0

#### (1) Analog input select bits (bits 2 to 0)

These bits are used to select an analog input pin in the one-shot mode and repeat mode. Pins which are not selected as analog input pins function as programmable I/O ports.

These bits must be set again when the user switches the A-D operation mode to the one-shot mode or repeat mode after performing the operation in the single sweep mode, repeat sweep mode 0 or repeat sweep mode 1.

## 8.2 Block description

#### (2) Trigger select bit (bit 5)

This bit is used to select the source of trigger occurrence. (Refer to "(3) A-D conversion start bit.")

#### (3) A-D conversion start bit (bit 6)

#### • When internal trigger is selected

Setting this bit to "1" generates a trigger, causing the A-D converter to start operating. Clearing this bit to "0" causes the A-D converter to stop operating.

In the one-shot mode or single sweep mode, this bit is cleared to "0" after the operation is completed. In the repeat mode, repeat sweep mode 0 or repeat sweep mode 1, the A-D converter continues operating until this bit is cleared to "0" by software.

#### • When external trigger is selected

When the  $\overline{ADTRG}$  pin level goes from "H" to "L" with this bit = "1," a trigger occurs, causing the A-D converter to start operating. The A-D converter stops when this bit is cleared to "0."

In the one-shot mode or single sweep mode, this bit remains set to "1" even after the operation is completed. In the repeat mode, repeat sweep mode 0 or repeat sweep mode 1, the A-D converter continues operating until this bit is cleared to "0" by software.

#### (4) A-D conversion frequency (φAD) select bit 0 (bit 7)

The operating time of the A-D converter varies depending on the selected operating clock ( $\phi_{AD}$ ) by this bit and the A-D conversion frequency ( $\phi_{AD}$ ) select bit 1 (bit 4 at address 1F<sub>16</sub>; refer to Figure 8.2.3) as listed in Table 8.2.3.

Since the A-D converter's comparator consists of capacity coupling amplifiers, keep that  $\phi_{AD} \ge 250$  kHz during A-D conversion.

Table 8.2.1 Time for performance to one analog input pin (unit:  $\mu$ s)

Clock source for peripheral devices select bit		0			1		
A-D conversion frequency (φ <sub>AD</sub> ) select bit 1		0	0	1	0	0	1
A-D conversion frequency (φ <sub>AD</sub> ) select bit 0		0	1	0	0	1	0
фар		f <sub>4</sub> divided by 4	f <sub>4</sub> divided by 2	f <sub>4</sub>	f <sub>2</sub> divided by 4	f <sub>2</sub> divided by 2	f <sub>2</sub>
(/)/ ) OF MIL	8-bit resolution	31.36	15.68	7.84	15.68	7.84	3.92
$f(X_{IN}) = 25 \text{ MHz}$	10-bit resolution	37.76	18.88	9.44	18.88	9.44	4.72
$f(X_{IN}) = 40 \text{ MHz}$	8-bit resolution	19.60	9.80	4.90			
	10-bit resolution	23.60	11.80	5.90			

## 8.2 Block description

#### 8.2.2 A-D control register 1

Figure 8.2.3 shows the structure of the A-D control register 1.

The A-D operation mode select bit 1 is used to select the operation mode of the A-D converter. The 8/10-bit mode select bit is used to select the resolution. Refer to Table 8.2.1 for the A-D conversion frequency  $(\phi AD)$  select bit 1.




Fig. 8.2.3 Structure of A-D control register 1

#### (1) A-D sweep pin selection bits (bits 1 and 0)

These bits are used to select analog input pins in the single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. In the single sweep mode and repeat sweep mode 0, pins which are not selected as analog input pins function as programmable I/O ports.

#### 8.2.3 A-D register i (i = 0 to 7)

Figure 8.2.4 shows the structure of the A-D register i. When the A-D conversion is completed, the conversion result (contents of the successive approximation register) is stored into this register. Each A-D register i corresponds to an analog input pin (AN<sub>i</sub>). Table 8.2.2 lists the correspondence of an analog input pin to A-D register i.




Fig. 8.2.4 Structure of A-D register i

Table 8.2.2 Correspondence of analog input pin and A-D register i

Analog input pin	A-D register i where			
	conversion result is stored			
AN₀ pin	A-D register 0			
AN <sub>1</sub> pin	A-D register 1			
AN <sub>2</sub> pin	A-D register 2			
AN₃ pin	A-D register 3			
AN <sub>4</sub> pin	A-D register 4			
AN₅ pin	A-D register 5			
AN <sub>6</sub> pin	A-D register 6			
AN <sub>7</sub> pin	A-D register 7			

## 8.2 Block description

#### 8.2.4 A-D conversion interrupt control register

Figure 8.2.5 shows the structure of the A-D conversion interrupt control register. For details about interrupts, refer to "Chapter 4. INTERRUPTS."




Fig. 8.2.5 Structure of A-D conversion interrupt control register

#### (1) Interrupt priority level select bits (bits 2 to 0)

These bits select the A-D conversion interrupt's priority level. When using A-D conversion interrupts, select priority levels 1 to 7. When an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL) and the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable the A-D conversion interrupt, set these bits to "0002" (level 0).

#### (2) Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request occurs. This bit is automatically cleared to "0" when the A-D conversion interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

### 8.2 Block description

#### 8.2.5 Port P7 direction register

The A-D converter and port P7 use the same pins in common. When using these pins as the A-D converter's input pins, set the corresponding bits of the port P7 direction register to "0" to set these ports for the input mode. Figure 8.2.6 shows the relationship between the port P7 direction register and A-D converter's input pins.




Fig. 8.2.6 Relationship between port P7 direction register and A-D converter's input pins

## 8.3 A-D conversion method (successive approximation conversion method)

# 8.3 A-D conversion method (successive approximation conversion method)

The A-D converter compares the comparison voltage (V<sub>ref</sub>), which is internally generated according to the contents of the successive approximation register, with the analog input voltage (V<sub>IN</sub>), which is input from the analog input pin (AN<sub>i</sub>). By reflecting the comparison result on the successive approximation register, V<sub>IN</sub> is converted into a digital value. When a trigger is generated, the A-D converter performs the following processing:

#### ① Determining bit 9 of the successive approximation register

The A-D converter compares  $V_{ref}$  with  $V_{IN}$ . At this point, the contents of the successive approximation register are "10000000002" (initial value).

Bit 9 of the successive approximation register changes according to the comparison result as follows:

When  $V_{ref} < V_{IN}$ , bit 9 = "1"

When  $V_{ref} > V_{IN}$ , bit 9 = "0"

#### 2 Determining bit 8 of the successive approximation register

After setting bit 8 of the successive approximation register to "1," the A-D converter compares  $V_{ref}$  with  $V_{IN}$ . Bit 8 changes according to the comparison result as follows:

When  $V_{ref} < V_{IN}$ , bit 8 = "1"

When  $V_{ref} > V_{IN}$ , bit 8 = "0"

#### 3 Determining bits 7 to 0 of the successive approximation register

Operation in 2 are performed for bits 7 to 0 in the 10-bit mode.

Operation in 2 are performed for bits 7 to 2 in the 8-bit mode.

When the LSB is determined, the contents (conversion result) of the successive approximation register are transferred to the A-D register i.

The comparison voltage ( $V_{ref}$ ) is generated according to the latest contents of the successive approximation register. Table 8.3.1 lists the relationship between the successive approximation register's contents and  $V_{ref}$ . Table 8.3.2 and Table 8.3.3 list changes of the successive approximation register and  $V_{ref}$  during the A-D conversion. Figure 8.3.1 shows the ideal A-D conversion characteristics in the 10-bit mode.

Table 8.3.1 Relationship between successive approximation register's contents and Vref

Successive approximation register's contents: n	V <sub>ref</sub> (V)
0	0
1 to 1023	$\frac{V_{REF}^*}{1024} \times (n - 0.5)$

VREF\*: Reference voltage

## 8.3 A-D conversion method (successive approximation conversion method)

Table 8.3.2 Change in successive approximation register and Vref during A-D conversion in 8-bit mode





Table 8.3.3 Change in successive approximation register and Vref during A-D conversion in 10-bit mode



## 8.3 A-D conversion method (successive approximation conversion method)




Fig. 8.3.1 Ideal A-D conversion characteristics in 10-bit mode

# 8.4 Absolute accuracy and differential non-linearity error

#### 8.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. The analog input voltage when measuring the accuracy is assumed to be the mid point of the input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10-bit mode, when  $V_{REF}$ =5.12 V, 1 LSB width is 5 mV, and 0 mV, 5 mV, 10 mV, 15 mV, 20 mV, ... are selected as the analog input voltages.

The absolute accuracy =  $\pm 3$  LSB indicates that when the analog input voltage is 25 mV, the output code expected from an ideal A-D conversion characteristics is "005<sub>16</sub>," but the actual A-D conversion result is between "002<sub>16</sub>" to "008<sub>16</sub>."

The absolute accuracy includes the zero error and the full-scale error.

The absolute accuracy degrades when  $V_{REF}$  is lowered. The output code for analog input voltages  $V_{REF}$  to  $AV_{CC}$  is "3FF<sub>16</sub>."




Fig. 8.4.1 Absolute accuracy of A-D converter in 10-bit mode

## 8.4 Absolute accuracy and differential non-linearity error

#### 8.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1 LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). For example, in the case of the 10-bit mode, when  $V_{REF}$ =5.12 V, the 1 LSB width of an A-D converter with ideal characteristics is 5 mV, but if the differential non-linearity error is  $\pm 1$  LSB, the actual measured 1 LSB width is 0 to 10 mV.




Fig. 8.4.2 Differential non-linearity error in 10-bit mode

## 8.5 Comparison voltage in 8-bit mode

In the 8-bit mode, the M37751 treats the high-order 8 bits of the 10-bit successive approximation register as the conversion result. Accordingly, when compared with the 8-bit A-D converter, the A-D conversion of the M37751 is performed by using a comparison reference voltage that is different by  $3V_{REF}/2048$  (refer to the underlined portions in the Table 8.5.1). The difference of the output code change point is generated as shown in Figure 8.5.1.

Table 8.5.1 Comparison reference voltage of the M37751's 8-bit mode and 8-bit A-D converter

	M37751's 8-bit mode	8-bit A-D converter		
Comparison reference	Vref/28 X n — Vref/210 X 0.5	Vref/28 X n — Vref/28 X 0.5		
voltage Vref	VREF/2 × II — VREF/2 × X 0.3	VREF/Z X II — VREF/Z X U.5		

VREF: Reference voltage

n: Contents of successive approximation register




Fig. 8.5.1 Difference of output code change point

#### 8.6 One-shot mode

## 8.6 One-shot mode

In the one-shot mode, the operation for the input voltage from the one selected analog input pin is performed once, and an A-D conversion interrupt request occurs when the operation is completed.

#### 8.6.1 Settings for one-shot mode

Figure 8.6.1 shows an initial setting example of the one-shot mode.

When using an interrupt, it is necessary to set the corresponding register to enable interrupts. Refer to "Chapter 4. INTERRUPTS" for more descriptions.



8.6 One-shot mode




Fig. 8.6.1 Initial setting example of one-shot mode

#### 8.6 One-shot mode

#### 8.6.2 One-shot mode operation description

#### (1) When an internal trigger is selected

- ① The A-D converter starts operation when the A-D conversion start bit is set to "1."
- ② The A-D conversion is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
- 3 At the same time as step 2, the A-D conversion interrupt request bit is set to "1."
- ④ The A-D conversion start bit is cleared to "0" and the A-D converter stops operation.

#### (2) When an external trigger is selected

- ① The A-D converter starts operation when the input level to the ADTRG pin changes from "H" to "L" while the A-D conversion start bit is "1."
- ② The A-D conversion is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
- 3 At the same time as step 2, the A-D conversion interrupt request bit is set to "1."
- ④ The A-D conversion stops operation.

The A-D conversion start bit remains set to "1" after the operation is completed. Accordingly, the operation of the A-D converter can be performed again from step ① when the level of the ADTRG pin changes from "H" to "L."

When the level of the ADTRG pin changes from "H" to "L" during operation, the operation at that point is cancelled and is restarted from step ①.

Figure 8.6.2 shows the conversion operation in the one-shot mode.

8.6 One-shot mode




Fig. 8.6.2 Conversion operation in one-shot mode

## 8.7 Repeat mode

## 8.7 Repeat mode

In the repeat mode, the operation for the input voltage from the one selected analog input pin is performed repeatedly.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address  $1E_{16}$ ) remains set to "1" until it is cleared to "0" by software, and the operation is performed repeatedly while the A-D conversion start bit is "1."

#### 8.7.1 Settings for repeat mode

Figure 8.7.1 shows an initial setting example of repeat mode.



8.7 Repeat mode




Fig. 8.7.1 Initial setting example of repeat mode

#### 8.7 Repeat mode

#### 8.7.2 Repeat mode operation description

#### (1) When an internal trigger is selected

- ① The A-D converter starts operation when the A-D conversion start bit is set to "1."
- ② The first A-D conversion is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
- ③ The A-D converter repeats operation until the A-D conversion start bit is cleared to "0" by software. The conversion result is transferred to the A-D register i each time the conversion is completed.

#### (2) When an external trigger is selected

- ① The A-D converter starts operation when the input level to the ADTRG pin changes from "H" to "L" while the A-D conversion start bit is "1."
- ② The first A-D conversion is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
- ③ The A-D converter repeats operation until the A-D conversion start bit is cleared to "0" by software. The conversion result is transferred to the A-D register i each time the conversion is completed. When the comparator function is selected, the comparison result is stored in the ANi pin comparator result bit each time the comparison is completed.

When the level of the ADTRG pin changes from "H" to "L" during operation, the operation at that point is cancelled and is restarted from step ①.

Figure 8.7.2 shows the conversion operation in the repeat mode.




Fig. 8.7.2 Conversion operation in repeat mode

8.8 Single sweep mode

# 8.8 Single sweep mode

In the single sweep mode, the operation for the input voltage from multiple selected analog input pins is performed, one at a time. The A-D converter is operated in ascending sequence from the ANo pin. An A-D conversion interrupt request occurs when the operation for all selected input pins are completed.

#### 8.8.1 Settings for single sweep mode

Figure 8.8.1 shows an initial setting example of single sweep mode.

When using an interrupt, it is necessary to set the corresponding register to enable interrupts. Refer to "Chapter 4. INTERRUPTS" for more information.



## 8.8 Single sweep mode




Fig. 8.8.1 Initial setting example of single sweep mode

8.8 Single sweep mode

#### 8.8.2 Single sweep mode operation description

#### (1) When an internal trigger is selected

- ① The A-D converter starts conversion for the input voltage from the ANo pin starts when the A-D conversion start bit is set to "1."
- ② The A-D conversion of the input voltage from the ANo pin is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- ③ The operation to all selected analog input pins is performed.
  The conversion result is transferred to the A-D register i each time each pin is converted.
- When the step 3 is completed, the A-D conversion interrupt request bit is set to "1."
- ⑤ The A-D conversion start bit is cleared to "0" and the A-D converter stops operation.

#### (2) When an external trigger is selected

- ① The A-D converter starts conversion for the input voltage from the ANo pin when the input level to the ADTRG pin changes from "H" to "L" while the A-D conversion start bit is "1."
- ② The A-D conversion of the input voltage from the ANo pin is completed after 49 cycles of  $\phi$ AD in the 8-bit mode, or 59 cycles of  $\phi$ AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- The operation to all selected analog input pins is performed.
  The conversion result is transferred to the A-D register i each time each pin is converted.
- When the step 3 is completed, the A-D conversion interrupt request bit is set to "1."
- 5 The A-D conversion stops operation.

The A-D conversion start bit remains set to "1" after the operation is completed. Accordingly, the operation of the A-D converter can be performed again from step ① when the level of the ADTRG pin changes from "H" to "L."

When the level of the ADTRG pin changes from "H" to "L" during operation, the operation at that point is cancelled and is restarted from step ①.

Figure 8.8.2 shows the conversion operation in the single sweep mode.

## 8.8 Single sweep mode




Fig. 8.8.2 Conversion operation in single sweep mode

8.9 Repeat sweep mode 0

## 8.9 Repeat sweep mode 0

In the repeat sweep mode 0, the operation for the input voltage from the multiple selected analog input pins is performed repeatedly. The A-D converter is operated in ascending sequence from the ANo pin. In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E<sub>16</sub>) remains set to "1" until it is cleared to "0" by software, and the operation is performed repeatedly while the A-D conversion start bit is "1."

#### 8.9.1 Settings for repeat sweep mode 0

Figure 8.9.1 shows an initial setting example of repeat sweep mode 0.



## 8.9 Repeat sweep mode 0




Fig. 8.9.1 Initial setting example of repeat sweep mode 0

#### 8.9 Repeat sweep mode 0

#### 8.9.2 Repeat sweep mode 0 operation description

#### (1) When an internal trigger is selected

- ① The A-D converter starts conversion for the input voltage from the ANo pin starts when the A-D conversion start bit is set to "1."
- ② The A-D conversion of the input voltage from the ANo pin is completed after 49 cycles of \$\phi\$AD in the 8-bit mode, or 59 cycles of \$\phiAD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- ③ The operation to all selected analog input pins is performed.
  The conversion result is transferred to the A-D register i each time each pin is converted.
- 4 The operation to all selected analog input pins is performed again.
- ⑤ The operation is performed repeatedly until the A-D conversion start bit is cleared to "0" by software.

#### (2) When an external trigger is selected

- ① The A-D converter starts conversion for the input voltage from the ANo pin when the input level to the ADTRG pin changes from "H" to "L" while the A-D conversion start bit is "1."
- ② The A-D conversion of the input voltage from the ANo pin is completed after 49 cycles of \$\phi\$AD in the 8-bit mode, or 59 cycles of \$\phi\$AD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- ③ The operation to all selected analog input pins is performed.
  The conversion result is transferred to the A-D register i each time each pin is converted.
- 4 The operation to all selected analog input pins is performed again.
- ⑤ The operation is performed repeatedly until the A-D conversion start bit is cleared to "0" by software.

When the level of the ADTRG pin changes from "H" to "L" during operation, the operation at that point is cancelled and is restarted from step ①.

Figure 8.9.2 shows the conversion operation in the repeat sweep mode 0.

## 8.9 Repeat sweep mode 0




Fig. 8.9.2 Conversion operation in repeat sweep mode 0

## 8.10 Repeat sweep mode 1

In the repeat sweep mode 1, the operation for the input voltage from all selected analog input pins is performed repeatedly.

In this mode, analog input pins are separated into two groups according to the frequency of use. One is the group for more frequencies of use. The other is the group for few frequencies of use. First, the operations to all analog input pins in the group of more frequencies of use are performed. Next, the operation to one of analog input pins in the group of fewer frequencies of use is operated.

Figure 8.10.1 shows the analog input pin sweep operation. As shown in Figure 8.10.1, the pin to be executed in the group of fewer frequencies changes sequently.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E<sub>16</sub>) remains set to "1" until it is cleared to "0" by software, and the operation is performed repeatedly while the A-D conversion start bit is "1."

#### 8.10.1 Settings for repeat sweep mode 1

Figure 8.10.2 shows an initial setting example of repeat sweep mode 1.

Select the analog input pins in the group of more frequencies of use by the A-D sweep pin select bits (bits 1 and 0 at address 1F<sub>16</sub>). Pins which are not selected by the A-D sweep pin select bits belong to the group of fewer frequencies of use.

# 8.10 Repeat sweep mode 1

 ◆ A-D sweep pin select bit: bits 1, 0 at address 1F<sub>16</sub> = "002" (Group of more frequencies of use: ANo pin)

$$\boxed{AN_0 \rightarrow AN_1 \rightarrow AN_0 \rightarrow AN_2 \rightarrow AN_0 \rightarrow AN_3 \rightarrow AN_0 \rightarrow AN_4 \rightarrow AN_0 \rightarrow AN_5 \rightarrow AN_0 \rightarrow AN_0$$

 ◆ A-D sweep pin select bit: bits 1, 0 at address 1F<sub>16</sub> = "012" (Group of more frequencies of use: pins AN<sub>0</sub> and AN<sub>1</sub>)

$$\begin{array}{c} \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_2 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_3 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_4 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_5 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_6 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array} \rightarrow AN_7 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \end{array}$$

● A-D sweep pin select bit: bits 1, 0 at address 1F<sub>16</sub> = "10<sub>2</sub>" (Group of more frequencies of use: pins AN<sub>0</sub>–AN<sub>2</sub>)

$$\begin{array}{c} \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_3 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_4 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_5 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_6 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_7 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array} \rightarrow AN_3 \rightarrow \begin{array}{c} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \end{array}$$

● A-D sweep pin select bit: bits 1, 0 at address 1F<sub>16</sub> = "112" (Group of more frequencies of use: pins AN<sub>0</sub>–AN<sub>3</sub>)

$$\begin{bmatrix} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \\ \downarrow \\ AN_3 \end{bmatrix} \rightarrow AN_5 \rightarrow \begin{bmatrix} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_3 \end{bmatrix} \rightarrow AN_6 \rightarrow \begin{bmatrix} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \\ \downarrow \\ AN_3 \end{bmatrix} \rightarrow AN_7 \rightarrow \begin{bmatrix} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \\ \downarrow \\ AN_3 \end{bmatrix} \rightarrow AN_4 \rightarrow \begin{bmatrix} AN_0 \\ \downarrow \\ AN_1 \\ \downarrow \\ AN_2 \\ \downarrow \\ AN_3 \end{bmatrix} \rightarrow AN_5 \rightarrow \cdots \cdots$$

→ : This symbol expresses the order of performance

: Group of more frequencies of use

Fig. 8.10.1 Analog input pin sweep operation in repeat sweep mode 1

## 8.10 Repeat sweep mode 1




Fig. 8.10.2 Initial setting example of repeat sweep mode 1

## 8.10 Repeat sweep mode 1

#### 8.10.2 Repeat sweep mode 1 operation description

#### (1) When an internal trigger is selected

- ① The A-D converter starts conversion for the input voltage from the AN0 pin when the A-D conversion start bit is set to "1."
- ② The A-D conversion of the input voltage from the ANo pin is completed after 49 cycles of \$\phi\$AD in the 8-bit mode, or 59 cycles of \$\phiAD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- ③ The operations to all analog input pins in the group of more frequencies of use are performed. The conversion result is transferred to the A-D register i each time each pin is converted.
- The operation to one (refer to Figure 8.10.1) of analog input pins in the group of fewer frequencies of use is performed.
- ⑤ The operations to all analog input pins in the group of more frequencies of use are performed again.
- ® The operation to another one, which is different from the one selected in step ⊕, of analog input pins in the group of fewer frequencies of use is performed. (Refer to Figure 8.10.1.)
- The operation is performed repeatedly until the A-D conversion start bit is cleared to "0" by software.

#### (2) When an external trigger is selected

- ① The A-D converter starts conversion for the input voltage from the ANo pin when the input level to the ADTRG pin changes from "H" to "L" while the A-D conversion start bit is set to "1."
- ② The A-D conversion of the input voltage from the AN<sub>0</sub> pin is completed after 49 cycles of φAD in the 8-bit mode, or 59 cycles of φAD in the 10-bit mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
- 3 The operations to all analog input pins in the group of more frequencies of use are performed. The conversion result is transferred to the A-D register i each time each pin is converted.
- The operation to one (refer to Figure 8.10.1) of analog input pins in the group of fewer frequencies of use is performed.
- ⑤ The operations to all analog input pins in the group of more frequencies of use are performed again.
- ⑥ The operation to another one, which is different from the one selected in step ④, of analog input pins in the group of fewer frequencies of use is performed. (Refer to Figure 8.10.1.)
- The operation is performed repeatedly until the A-D conversion start bit is cleared to "0" by software.
  - When the level of the  $\overline{ADTRG}$  pin changes from "H" to "L" during operation, the operation at that point is cancelled and is restarted from step ①.

## [Precautions when using A-D converter]

## [Precautions when using A-D converter]

- 1. Write to the following bits and registers before a trigger occurs (while the A-D converter stops operation).
- A-D control register 0 (except bit 6)
- A-D control register 1
- 2. When an external trigger is selected, the AN7/ADTRG pin cannot be used as the analog input pin. It is because the AN7/ADTRG pin is not connected to the comparator. When an external trigger is selected and the AN7 pin is selected as the analog input pin, the A-D converter is operated and the A-D register 7 contains an undefined value.
- 3. Refer to "Appendix.8 Examples of noise immunity improvement" when using the A-D converter.



[Precautions when using A-D converter]

**MEMORANDUM** 



# CHAPTER 9 WATCHDOG TIMER

- 9.1 Block description
- 9.2 Operation description
- 9.3 Precautions when using watchdog timer

## 9.1 Block description

This chapter describes Watchdog timer.

Watchdog timer has the following functions:

- Detection of a program runaway.
- Measurement of a certain time when oscillation starts owing to terminating Stop mode. (Refer to "Chapter 10. STOP MODE.")

## 9.1 Block description

Figure 9.1.1 shows the block diagram of the watchdog timer.




Fig. 9.1.1 Block diagram of watchdog timer

## 9.1 Block description

#### 9.1.1 Watchdog timer

Watchdog timer is a 12-bit counter that down-counts the count source which is selected with the watchdog timer frequency select bit (bit 0 at address 61<sub>16</sub>). A value "FFF<sub>16</sub>" is automatically set in Watchdog timer in the cases listed below. An arbitrary value cannot be set to Watchdog timer.

- When dummy data is written to the watchdog timer register (Refer to Figure 9.1.2.)
- When the most significant bit of Watchdog timer becomes "0"
- When the STP instruction is executed (Refer to "Chapter 10. STOP MODE.")
- At reset




Fig. 9.1.2 Structure of watchdog timer register

## 9.1 Block description

#### 9.1.2 Watchdog timer frequency select register

This is used to select the watchdog timer's count source. Figure 9.1.3 shows the structure of the watchdog timer frequency select register.




Fig. 9.1.3 Structure of watchdog timer frequency select register

## 9.2 Operation description

## 9.2 Operation description

The operation of Watchdog timer is described below.

#### 9.2.1 Basic operation

- ① Watchdog timer starts down-counting from "FFF16."
- When the Watchdog timer's most significant bit becomes "0" (counted 2048 times), the watchdog timer interrupt request occurs. (Refer to Table 9.2.1.)
- 3 When the interrupt request occurs at above 2, a value "FFF16" is set to Watchdog timer.

The watchdog timer interrupt is a nonmaskable interrupt. When the watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to "1112."

Table 9.2.1 Occurrence interval of watchdog timer interrupt request

	$f(X_{IN}) = 25 \text{ MHz}$			$f(X_{IN}) = 40 \text{ MHz}$		
Watchdog timer	Clock source for peripheral		Clock source for peripheral		Clock source for peripheral	
frequency	devices select bit = "0"		devices select bit = "1"		devices select bit = "0"	
select bit	Count source	Occurrence interval	Count source	Occurrence interval	Count source	Occurrence interval
0	Wf <sub>1024</sub>	83.89 ms	Wf <sub>512</sub>	41.94 ms	Wf <sub>1024</sub>	52.43 ms
1	Wf <sub>64</sub>	5.24 ms	Wf <sub>32</sub>	2.62 ms	Wf <sub>64</sub>	3.28 ms

Clock source for peripheral devices select bit: bit 2 at address 5F16

## 9.2 Operation description

#### (1) Example of program runaway detection

Write to the address 60<sub>16</sub> (watchdog timer register) before the most significant bit of Watchdog timer becomes "0." In the case that Watchdog timer is used to detect a program runaway, if writing to address 60<sub>16</sub> is not performed owing to a program runaway, the watchdog timer interrupt request occurs when the most significant bit of Watchdog timer becomes "0." It means that a program runaway has occurred.

To reset the microcomputer after a program runaway, write "1" to the software reset bit (bit 3 at address  $5E_{16}$ ) in the watchdog timer interrupt routine.




Fig. 9.2.1 Example of program runaway detection by Watchdog timer

## 9.2 Operation description

#### 9.2.2 Operation in Stop mode

In Stop mode, Watchdog timer stops operating. Immediately after Stop mode is terminated, Watchdog timer operates as follows.

#### (1) When Stop mode is terminated by a hardware reset

Supply of the  $\phi_{\text{CPU}}$  and  $\phi_{\text{BIU}}$  starts immediately after Stop mode is terminated, and the microcomputer performs the "operation after a reset." (Refer to "**Chapter 13. RESET.**") The watchdog timer frequency select bit becomes "0," and Watchdog timer starts counting of Wf<sub>1024</sub> from "FFF<sub>16</sub>."

#### (2) When Stop mode is terminated by an interrupt request occurrence

Immediately after Stop mode is terminated, Watchdog timer starts counting of the count source Wf<sub>32</sub>/ Wf<sub>64</sub> from "FFF<sub>16</sub>." Supply of the  $\phi_{\text{CPU}}$  and  $\phi_{\text{BIU}}$  starts when the Watchdog timer's most significant bit becomes "0." (At this time, the watchdog timer interrupt request does not occur.) Supply of the  $\phi_{\text{CPU}}$  and  $\phi_{\text{BIU}}$  starts immediately after Stop mode is terminated, and the microcomputer

executes the routine of the interrupt which is used to terminate Stop mode. Watchdog timer restarts counting of the count source (**Note**) from "FFF<sub>16</sub>."

Note: Clock Wf<sub>32</sub>/Wf<sub>64</sub> or Wf<sub>512</sub>/Wf<sub>1024</sub> which was counted just before executing the STP instruction.

#### 9.2.3 Operation in Hold state

Watchdog timer stops operating in Hold state. When Hold state\* is terminated, Watchdog timer restarts counting in the same state where it stopped operating.

Hold state\*: Refer to section "12.4 Hold function."

# WATCHDOG TIMER

# 9.3 Precautions when using watchdog timer

# 9.3 Precautions when using watchdog timer

- 1. When a dummy data is written to address 60<sub>16</sub> with the 16-bit data length, writing to address 61<sub>16</sub> is simultaneously performed. Accordingly, when the user does not want to change a value of the watchdog timer frequency select bit (bit 0 at address 61<sub>16</sub>), write the previous value to the bit simultaneously with writing to address 60<sub>16</sub>.
- 2. When the STP instruction (refer to "Chapter 10. STOP MODE") is executed, Watchdog timer stops. When Watchdog timer is used to detect the program runaway, select "STP instruction disable" with mask option.



# CHAPTER 10 STOP MODE

- 10.1 Clock generating circuit
- 10.2 Operation description
- 10.3 Precautions for Stop mode

# STOP MODE

#### 10.1 Clock generating circuit

This chapter describes Stop mode.

Stop mode is used to stop oscillation when there is no need to operate the central processing unit (CPU). The microcomputer enters Stop mode when the **STP** instruction is executed.

Stop mode can be terminated by an interrupt request occurrence or the hardware reset.

## 10.1 Clock generating circuit

Figure 10.1.1 shows the clock generating circuit.




Fig. 10.1.1 Clock generating circuit

# 10.2 Operation description

When the **STP** instruction is executed, the oscillator stops oscillating. This state is called "Stop mode." In Stop mode, the contents of the internal RAM can be retained intact when the Vcc, power source voltage, is 2 V or more. Additionally, the microcomputer's power consumption is reduced. It is because the CPU and all internal peripheral devices using clocks  $f_2/f_1$  to  $f_{512}/f_{1024}$  stop the operation.

Table 10.2.1 lists the microcomputer state and operation in and after Stop mode.

Table 10.2.1 Microcomputer state and operation in and after Stop mode

Item		Item	State and Operation
State in	Oscillation		Stopped
Stop mode	top mode фсри, фвіи, ф, clock ф1,		
	f <sub>2</sub> /f <sub>4</sub>	to $f_{512}/f_{1024}$ , $Wf_{32}/Wf_{64}$ ,	
	Wf <sub>512</sub> /Wf <sub>1024</sub>		
	<u>a</u>	Timer A	Operating enabled only in event counter mode
	periphe	Timer B	
			Operating enabled only when selecting external clock
		A-D converter	Stopped
	Internal de	Watchdog timer	
	<u>Int</u>	Pins	Retains the same state in which the STP instruction was executed
Operation	By interrupt request		Supply of pcpu and pbil starts after a certain time measured by
after terminating	occurrence		watchdog timer has passed.
Stop mode	By hardware reset		Operates in the same way as hardware reset

# STOP MODE

#### 10.2 Operation description

#### 10.2.1 Termination by interrupt request occurrence

When terminating Stop mode by interrupt request occurrence, instructions are executed after a certain time measured by the watchdog timer has passed.

- ① When an interrupt request occurs, the oscillator starts oscillating. Simultaneously, supply of  $\phi$ , clock  $\phi_1$ ,  $f_2/f_4$  to  $f_{512}/f_{1024}$ ,  $Wf_{32}/Wf_{64}$ , and  $Wf_{512}/Wf_{1024}$  starts.
- 2 The watchdog timer starts counting owing to the oscillation start. The watchdog timer counts Wf32/Wf64.
- ③ When the watchdog timer's MSB becomes "0," supply of φcPU, φBIU starts. At the same time, the watchdog timer's count source returns to Wf<sub>32</sub>/Wf<sub>64</sub> or Wf<sub>512</sub>/Wf<sub>1024</sub> that is selected by the watchdog timer frequency select bit (bit 0 at address 61<sub>16</sub>).
- 4 The interrupt request which occurs in 1 is accepted.

Table 10.2.2 lists the interrupts used to terminate Stop mode.

Table 10.2.2 Interrupts used to terminate Stop mode

Interrupt	Conditions for using each function to generate interrupt request
INTi interrupt (i = 0 to 2)	
Timer Ai interrupt (i = 0 to 4)	Enabled in event counter mode
Timer Bi interrupt (i = 0 to 2)	
UARTi transmit interrupt (i = 0, 1)	Enabled when selecting external clock
UARTi receive interrupt (i = 0, 1)	

- **Notes 1:** Since the oscillator has stopped oscillating, each function does not work unless they are operated under the above condition. Also, the A-D converter does not work.
  - 2: Since the oscillator has stopped oscillating, no interrupts other than those above can be used.
  - **3:** Refer to "Chapter 4. INTERRUPT" and the description of each internal peripheral device for details about each interrupt.

Before executing the STP instruction, enable interrupts used to terminate Stop mode.

In addition, the interrupt priority level of the interrupt used to terminate Stop mode must be higher than the processor interrupt priority level (IPL) of the routine where the **STP** instruction is executed. When multiple interrupts in Table 10.2.2 are enabled, Stop mode is terminated by the first interrupt request.

There is possibility that all interrupt requests occur after the oscillation starts in 1 and until supply of  $\phi_{CPU}$  and  $\phi_{BIU}$  starts in 3. The interrupt requests which occur during this time are accepted in order of priority (Note) after the watchdog timer's MSB becomes "0."

For interrupts not to be accepted, set their interrupt priority levels to level 0 (interrupt disabled) before executing the **STP** instruction.

Note: The interrupt request which has the highest priority is accepted first.




Fig. 10.2.1 Stop mode terminating sequence by interrupt request occurrence

#### 10.2.2 Termination by hardware reset

Supply "L" level to the RESET pin by using the external circuit until the oscillation of the oscillator is stabilized.

The CPU and the SFR area are initialized in the same way as the system reset. However, the internal RAM area retains the same contents as that before executing the **STP** instruction. The termination sequence is the same as the internal processing sequence which is performed after a reset.

To determine whether a hardware reset was performed to terminate Stop mode or a system reset was performed, use software after a reset.

Refer to "Chapter 13. RESET" for details about a reset.

# **STOP MODE**

#### 10.3 Precautions for Stop mode

## 10.3 Precautions for Stop mode

- 1. When using the STP instruction with the mask ROM version, select "STP instruction enable" with the STP instruction option on the MASK ROM ORDER CONFIRMATION FORM.
  - The STP instruction is always enabled in the built-in PROM version and the flash memory version.
- 2. When executing the STP instruction after writing to the internal area or an external area, the three NOP instructions must be inserted to complete the write operation before the STP instruction is executed.

STA A, XXXX; Writing instruction

NOP ; NOP instruction insertion

NOP ;

NOP :

STP ; STP instruction

Fig. 10.3.1 NOP instruction insertion example

# CHAPTER 11 WAIT MODE

- 11.1 Clock generating circuit
- 11.2 Operation description
- 11.3 Precautions for Wait mode

## WAIT MODE

#### 11.1 Clock generating circuit

This chapter describes Wait mode.

Wait mode is used to stop  $\phi_{\text{CPU}}$  and  $\phi_{\text{BIU}}$  when there is no need to operate the central processing unit (CPU). The microcomputer enters Wait mode when the **WIT** instruction is executed.

Wait mode can be terminated by an interrupt request occurrence or the hardware reset.

## 11.1 Clock generating circuit

Figure 11.1.1 shows the clock generating circuit.




Fig. 11.1.1 Clock generating circuit

# 11.2 Operation description

When the **WIT** instruction is executed,  $\phi_{CPU}$  and  $\phi_{BIU}$  stop. The oscillator's oscillation is not stopped. This state is called "Wait mode."

In Wait mode, the microcomputer's power consumption is reduced though the Vcc, power source voltage, is maintained.

Table 11.2.1 lists the microcomputer state and operation in and after Wait mode.

Table 11.2.1 Microcomputer state and operation in and after Wait mode

Item		Item	State and Operation	
State in	Oscillation		Operating	
Wait mode	фсри, фвіи		Stopped	
	Cloc	$k \phi, \phi_1, f_2/f_4 to f_{512}/f_{1024},$	Operating	
	Wf <sub>32</sub> /	$Wf_{64}$ , $Wf_{512}/Wf_{1024}$		
	.al	Timer A	Operating	
	her	Timer B		
	peripheral	Serial I/O		
	ernal	A-D converter		
		erna vice	Watchdog timer	
		Pins	Retains the same state in which the WIT instruction was executed	
Operation	By interrupt request		Supply of pcpu and pbu starts just after the termination.	
after termi-	occurrence			
nating Wait	By hardware reset		Operates in the same way as hardware reset	
mode				

# WAIT MODE

#### 11.2 Operation description

#### 11.2.1 Termination by interrupt request occurrence

- ① When an interrupt request occurs, supply of clock \$\phi\_{CPU}\$ and \$\phi\_{BIU}\$ starts.
- 2 The interrupt request which occurs in 1 is accepted.

Table 11.2.2 shows the interrupts used to terminate Wait mode.

The occurrence of the watchdog timer interrupt request also terminates Wait mode.

Table 11.2.2 Interrupts used to terminate Wait mode

I
Interrupt
•INT <sub>i</sub> interrupt (i = 0 to 2)
•Timer Ai interrupt (i = 0 to 4)
•Timer Bi interrupt (i = 0 to 2)
•UARTi transmit interrupt (i = 0, 1)
•UARTi receive interrupt (i = 0, 1)
•A-D converter interrupt

Note: Refer to "Chapter 4. INTERRUPTS" and each functional description about interrupts.

Before executing the WIT instruction, enable interrupts used to terminate Wait mode.

In addition, the interrupt priority level of the interrupt used to terminate Wait mode must be higher than the processor interrupt priority level (IPL) of the routine where the **WIT** instruction is executed. When the multiple interrupts in Table 11.2.2 are enabled, Wait mode is terminated by the first interrupt request.

#### 11.2.2 Termination by hardware reset

The CPU and the SFR area are initialized in the same way as a system reset. However, the internal RAM area retains the same contents as that before executing the **WIT** instruction. The termination sequence is the same as the internal processing sequence which is performed after a reset.

To determine whether a hardware reset was performed to terminate Wait mode or a system reset was performed, use software after a reset.

Refer to "Chapter 13. RESET" for details about a reset.

#### 11.3 Precautions for Wait mode

When executing the **WIT** instruction after writing to the internal area or an external area, the three **NOP** instructions must be inserted to complete the write operation before the **WIT** instruction is executed.

STA A, XXXX; Writing instruction

NOP ; NOP instruction insertion

NOP

NOP

WIT ; WIT instruction

Fig. 11.3.1 NOP instruction insertion example

#### **MEMORANDUM**



# CHAPTER 12 CONNECTION WITH EXTERNAL DEVICES

- 12.1 Signals required for accessing external devices
- 12.2 Bus cycle
- 12.3 Ready function
- 12.4 Hold function

#### 12.1 Signals required for accessing external devices

This chapter describes functions to connect devices externally.

# 12.1 Signals required for accessing external devices

The functions and operation of the signals which are required for accessing external devices are described below.

When connecting an external device that requires a long access time, refer to sections "12.2 Bus cycle," "12.3 Ready function," and "12.4 Hold function," as well as this section.

#### 12.1.1 Descriptions of signals

When an external device is connected, operate the microcomputer in the memory expansion or microprocessor mode. (Refer to section "2.5 Processor modes.") In these modes, pins P0 to P4 and the  $\bar{E}$  pin function as I/O pins for the signals required for accessing external devices.

Figure 12.1.1 shows the pin configuration in the memory expansion and microprocessor modes. Table 12.1.1 lists the functions of pins P0 to P4 and the  $\overline{E}$  pin in the memory expansion and the microprocessor modes.

12.1 Signals required for accessing external devices




Fig. 12.1.1 Pin configuration in memory expansion and microprocessor modes (top view)

#### 12.1 Signals required for accessing external devices

Table 12.1.1 Functions of pins P0 to P4 and  $\bar{\mathsf{E}}$  pin in memory expansion and microprocessor modes

External data bus width Pin	16 bits (BYTE = "L")	8 bits (BYTE = "H")
A7 to A0 (P0)	A <sub>7</sub> —A <sub>0</sub> X A <sub>7</sub> —A <sub>0</sub> X	
A <sub>15</sub> /D <sub>15</sub> to A <sub>8</sub> /D <sub>8</sub> (P1)	A <sub>15</sub> /D <sub>15</sub> — X A <sub>15</sub> — A <sub>8</sub> X D(odd) X D(odd): Data at odd address	A <sub>15</sub> —A <sub>8</sub>
A23/D7 to A16/D0 (P2)	A <sub>23</sub> /D <sub>7</sub>	A <sub>23</sub> /D <sub>7</sub> — A <sub>16</sub> /D <sub>0</sub> D: Data
HLDA (P33) ALE (P32) BHE (P31) R/W (P30)	HLDA X HLDA X  ALE ALE BHE X  R/W X R/W X	JINGO
P47 to P43 \$\phi_1\$ (P42) \$\overline{RDY}\$ (P41) \$\overline{HOLD}\$ (P40)	P47—P43  P: Functions as a programmable I/O por  \$\phi_1\$  \$\begin{align*} \phi_1\$  \$\begin{align*} \phi_1\$  \$\begin{align*} \phi_1\$  \$\begin{align*} \phi_1\$  \$\begin{align*} \phi_1\$  \$\begin{align*} \phi_2\$  \$alig	
Ē	ĒĒ	

Notes 1: In the memory expansion mode, this pin functions as a programmable I/O port and can be programmed as the clock  $\phi_1$  output pin by software.

<sup>2:</sup> This table shows the pins' functions. Refer to the following about the input/output timing of each signal: "12.1.2 Operation of bus interface unit (BIU)"; "12.2 Bus cycle"; "12.3 Ready function"; "12.4 Hold function"; "Chapter 15. ELECTRICAL CHARACTERISTICS."

#### 12.1 Signals required for accessing external devices

#### (1) External bus (A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub>/D<sub>8</sub> to A<sub>15</sub>/D<sub>15</sub>, A<sub>16</sub>/D<sub>0</sub> to A<sub>23</sub>/D<sub>7</sub>)

External areas are specified by the address ( $A_0$  to  $A_{23}$ ) output. Figure 12.1.2 shows the external area. Pins  $A_8$  to  $A_{23}$  of the external address bus and pins  $D_0$  to  $D_{15}$  of the external data bus are assigned to the same pins. When the BYTE pin level, described later, is "L" (i.e., external data bus width is 16 bits), the  $A_8/D_8$  to  $A_{15}/D_{15}$  and  $A_{16}/D_0$  to  $A_{23}/D_7$  pins perform address output and data input/output with time-sharing. When the BYTE pin level is "H" (i.e., external data bus width is 8 bits), the  $A_{16}/D_0$  to  $A_{23}/D_7$  pins perform address output and data input/output with time-sharing, and pins  $A_8$  to  $A_{15}$  output addresses.




Fig. 12.1.2 External area

#### 12.1 Signals required for accessing external devices

#### (2) External data bus width switching signal (BYTE pin level)

This signal is used to select the external data bus width between 8 bits and 16 bits. When this signal level is "L," the external data bus width is 16 bits; when the level is "H," the bus width is 8 bits (refer to Table 12.1.1.)

Fix this signal to either "H" or "L" level.

This signal is valid only for the external areas. When accessing the internal areas, the data bus width is always 16 bits.

#### (3) Enable signal (E)

This signal becomes "L" level while reading or writing data to and from the data bus. (See Table 12.1.2.)

#### (4) Read/Write signal (R/W)

This signal indicates the state of the data bus. This signal becomes "L" level while writing to the data bus. Table 12.1.2 lists the state of the data bus indicated with the  $\overline{E}$  and  $R/\overline{W}$  signals.

Table 12.1.2 State of data bus indicated with E and R/W signals

Ē	R/W	State of data bus
Н	Ŧ	Not used
L	Н	Read data
	L	Write data

#### (5) Byte high enable signal (BHE)

This signal indicates the access to an odd address. This signal becomes "L" level when accessing an only odd address or when simultaneously accessing odd and even addresses.

This signal is used to connect memories or I/O devices of which data bus width is 8 bits when the external data bus width is 16 bits.

Table 12.1.3 lists levels of the external address bus A<sub>0</sub> and the BHE signal and access addresses.

Table 12.1.3 Levels of A<sub>0</sub> and BHE signal and access addresses

Access address	Even and odd addresses	Even address	Odd address
	(Simultaneous 2-byte access)	(1-byte access)	(1-byte access)
<b>A</b> 0	L	L	Н
BHE	L	Н	L

#### (6) Address latch enable signal (ALE)

This signal is used to obtain the address from the multiplexed signal of address and data that is input and output to and from the  $A_8/D_8$  to  $A_{15}/D_{15}$  and  $A_{16}/D_0$  to  $A_{23}/D_7$  pins. Make sure that when this signal is "H," latch the address and simultaneously output the addresses. When this signal is "L," retain the latched address.

#### (7) Ready function-related signal (RDY)

This is the signal to use the Ready function. (Refer to section "12.3 Ready function.")

#### (8) Hold function-related signals (HOLD, HLDA)

These are the signals to use the Hold function. (Refer to section "12.4 Hold function.")

#### 12.1 Signals required for accessing external devices

#### (9) Clock $\phi_1$

This signal has the same period as  $\phi$ .

In the memory expansion mode, this signal is output externally by setting the clock  $\phi_1$  output select bit (bit 7 at address 5E<sub>16</sub>) to "1." Figure 12.1.3 shows the output start timing of clock  $\phi_1$ . In the microprocessor mode, this signal is always output externally.

**Note:** Even in the single-chip mode, the clock  $\phi_1$  can be output externally. This signal is output externally by setting the clock  $\phi_1$  output select bit to "1" just as in the memory expansion mode.




Fig. 12.1.3 Output start timing of clock  $\phi_1$ 




Fig. 12.1.4 Structure of processor mode register

#### 12.1 Signals required for accessing external devices

#### 12.1.2 Operation of bus interface unit (BIU)

Figures 12.1.5 and 12.1.6 show the examples of operating waveforms of the signals input and output to /from externals when accessing external devices. The following explains these waveforms compared with the basic operating waveform (refer to section "2.2.3 Operation of bus interface unit (BIU).")

#### (1) When fetching instructions into instruction queue buffer

- ① When the instruction which is next fetched is located at an even address in the 16-bit external data bus width, the BIU fetches 2 bytes at a time with the waveform (a). When in the 8-bit external data bus width, the BIU fetches only 1 byte with the first half of waveform (e).
- ② When the instruction which is next fetched is located at an odd address in the 16-bit external data bus width, the BIU fetches only 1 byte with the waveform (d). When in the 8-bit external data bus width, the BIU fetches only 1 byte with the first half of waveform (f).

When a branch to an odd address is caused by a branch instruction and others in the 16-bit external data bus width, the BIU first fetches 1 byte in waveform (d), and after that, fetches each two bytes at a time in waveform (a).

#### (2) When reading or writing data to and from memory•I/O device

- ① When accessing 16-bit data which begins at an even address, waveform (a) or (e) is applied.
- 2 When accessing 16-bit data which begins at an odd address, waveform (b) or (f) is applied.
- 3 When accessing 8-bit data at an even address, waveform (c) or the first half of (e) is applied.
- (4) When accessing 8-bit data at an odd address, waveform (d) or the first half of (f) is applied.

For instructions that are affected by the data length flag (m) and the index register length flag (x), operation 1 or 2 is applied when flag m or x = "1."

The setup of flags m and x and the selection of the external data bus width do not affect each other.

12.1 Signals required for accessing external devices




Fig. 12.1.5 Example of operating waveforms of signals input and output to/from externals (1)

#### 12.1 Signals required for accessing external devices




Fig. 12.1.6 Example of operating waveforms of signals input and output to/from externals (2)

12.2 Bus cycle

# 12.2 Bus cycle

The bus cycle can be selected to make it easy to access the external devices which require a long access time. The bus cycle is selected with the bus cycle select bits (bits 4 and 5 at address  $5F_{16}$ ).

The selectable bus cycle depends on the CPU running speed. The CPU running speed is selected with the CPU running speed select bit (bit 3 at address  $5F_{16}$ ).

Table 12.2.1 lists the selection of CPU running speed and bus cycle. Figure 12.2.1 shows the structure of the processor mode register 1 (address  $5F_{16}$ ). Table 12.2.2 lists each bus cycle.

The selection of bus cycle is valid only for external areas.

For the internal area, the access is performed with the fixed bus cycle.

Table 12.2.1 Selection of CPU running speed and bus cycle

Processor mode register 1		gister 1	Access to internal area	Access to external area	
(ad	(address 5F16)			(Note)	
b5	b4	b3			
1	1	1	2 $\phi$ access in low-speed running	2 $\phi$ access in low-speed running	
1	0	1		3 φ access in low-speed running	
0	1	1		4 φ access in low-speed running	
1	0	0	High-speed running	3 φ access in high-speed running	
0	1	0	RAM: 2 $\phi$ access	4 φ access in high-speed running	
0	0	0	ROM, SFR: 3 φ access	5 $\phi$ access in high-speed running	
1	1	0	Not selected		
0	0	1			

#### 12.2 Bus cycle





Fig. 12.2.1 Structure of the processor mode register 1

Table 12.2.2 Bus cycle



**Note**: Signals when accessing an internal area means signals which are output from pins externally when accessing an internal area in the memory expansion mode.

A: Address W: Data to be written R: Data to be read ?: Undefined value

#### 12.3 Ready function

# 12.3 Ready function

Ready function provides the <u>function</u> to facilitate access to external devices that require a long access time. By supplying "L" level to the <u>RDY</u> pin in the memory expansion or microprocessor mode, the microcomputer enters Ready state and retains this state while the <u>RDY</u> pin is at "L" level. Table 12.3.1 lists the microcomputer's state in Ready state.

In Ready state, the oscillator's oscillation does not stop, so that the internal peripheral devices can operate. Ready function is valid for the internal and external areas.

Table 12.3.1 Microcomputer's state in Ready state

Item	State
Oscillation, $\phi$	Operating
$\phi_{CPU},\;\phi_{BIU},\;\overline{E}$	Stopped at "L"
Pins A <sub>0</sub> to A <sub>7</sub> , A <sub>8</sub> /D <sub>8</sub> to	Retains the state when Ready request was accepted.
$A_{15}/D_{15}$ , $A_{16}/D_0$ to $A_{23}/D_7$ , $R/\overline{W}$ ,	
BHE, HLDA, ALE	
Pins P4 <sub>3</sub> to P4 <sub>7</sub> ,	
P5 to P8 (Note)	
P4 <sub>2</sub> /φ <sub>1</sub>	In the memory expansion mode:
	•When clock $\phi_1$ output select bit* = "1," this pin outputs clock $\phi_1$ .
	•When clock $\phi_1$ output select bit = "0," this pin retains the state when
	Ready request was accepted.
	In the microprocessor mode:
	•This pin outputs clock $\phi_1$ .
Watchdog timer	Operating

Clock  $\phi_1$  output select bit\*: Bit 7 at address 5E<sub>16</sub>

Note: When this functions as a programmable I/O port.

12.3 Ready function

#### 12.3.1 Operation description

The input level of the RDY pin is judged at the last falling of the clock  $\phi_1$  in each bus cycle. Then, when "L" level is detected, the microcomputer enters Ready state. (This is called acceptance of Ready request.) In Ready state, the input level of the  $\overline{\text{RDY}}$  pin is judged at every falling of the clock  $\phi_1$ . Then, when "H" level is detected, the microcomputer terminates Ready state next rising of the clock  $\phi_1$ .

Figures 12.3.1 and 12.3.2 show timing of acceptance of Ready request and termination of Ready state. Refer also to section "17.1 Memory expansion" about usage of the Ready function.



#### 12.3 Ready function




Fig. 12.3.1 Timings of acceptance of Ready request and termination of Ready state (1)

3: In high-speed running, the internal RAM is accessed by 20 access in high-speed running.

12.3 Ready function




Fig. 12.3.2 Timings of acceptance of Ready request and termination of Ready state (2)

#### 12.4 Hold function

#### 12.4 Hold function

When composing the external circuit (DMA) which accesses the bus without using the central processing unit (CPU), the Hold function is used to generate a timing for transferring the right to use the bus from the CPU to the external circuit.

In the memory expansion or microprocessor mode, the microcomputer enters Hold state by input of "L" level to the  $\overline{\text{HOLD}}$  pin and retains this state while the level of the  $\overline{\text{HOLD}}$  pin is at "L." Table 12.4.1 lists the microcomputer's state in Hold state.

In Hold state, the oscillation of the oscillator does not stop. Accordingly, the internal peripheral devices can operate. However, Watchdog timer stops operating.

Table 12.4.1 Microcomputer's state in Hold state

Item	State	
Oscillation	Operating	
фсри	Stopped at "L"	
$\phi$ ві∪, $\phi$	Operating	
Ē	Stopped at "H"	
Pins $A_0$ to $A_7$ , $A_8/D_8$ to $A_{15}/D_{15}$ ,	Floating	
$A_{16}/D_0$ to $A_{23}/D_7$ , $R/\overline{W}$ , $\overline{BHE}$		
Pins HLDA, ALE	Outputs "L" level.	
Pin P4 <sub>2</sub> / $\phi_1$	In the memory expansion mode:	
	•When clock $\phi_1$ output select bit* = "1," this pin outputs clock $\phi_1$ .	
	•When clock $\phi_1$ output select bit = "0," this pin retains the state when Hold	
	request was accepted.	
	In the microprocessor mode:	
	•This pin outputs clock $\phi_1$ .	
Pins P4 <sub>3</sub> to P4 <sub>7</sub> , P5 to P8 (Note)	Retains the state when Hold request was accepted.	
Watchdog timer	Stopped	

Clock  $\phi_1$  output select bit\*: Bit 7 at address 5E<sub>16</sub>

Note: When this functions as a programmable I/O port.

12.4 Hold function

#### 12.4.1 Operation description

Judgment timing of the input level of the HOLD pin depends on the state using the bus. While the bus is not in use, the judgment is performed at every falling of  $\phi_{\text{BIU}}$ . While the bus is in use, the judgment timing depends on the bus cycle. Table 12.4.2 lists the judgment timing of the input level of the HOLD pin during the used bus.

Additionally, when accessing word data beginning from an odd address with 2-bus cycle, the judgment is performed only at the second bus cycle. (See Figure 12.4.1.)

When "L" level is detected at judgment of the input level, the microcomputer enters Hold state. (This is called acceptance of Hold request.)

When the Hold request is accepted,  $\phi_{\text{CPU}}$  stops next rising of  $\phi_{\text{BIU}}$ . At the same time, the HLDA pin's level changes "H" to "L". When 1 cycle of  $\phi_{\text{BIU}}$  has passed after the level of  $\overline{\text{HLDA}}$  pin becomes "L", pins R/W,  $\overline{\text{BHE}}$ , and the external bus become floating state.

In Hold state, the input level of the HOLD pin is judged at every falling of  $\phi_{\text{BIU}}$ . Then, when "H" level is detected, the HLDA pin's level changes "L" to "H" next rising of  $\phi_{\text{BIU}}$ . When 1 cycle of  $\phi_{\text{BIU}}$  has passed after the level of HLDA pin becomes "H", the microcomputer terminates Hold state.

Figures 12.4.2 to 12.4.4 show timing of acceptance of Hold request and termination of Hold state.

**Note:**  $\phi_{\text{BIU}}$  has a same polarity and a same frequency as the clock  $\phi_1$ . However,  $\phi_{\text{BIU}}$  stops by acceptance of the Ready request, or executing the **STP** or **WIT** instruction. Accordingly, judgment of the input level of the HOLD pin is not performed during Ready state.




Fig. 12.4.1 Judgment when accessing word data beginning from odd address with 2-bus cycle

#### 12.4 Hold function

Table 12.4.2 Judgment timing of input level of HOLD pin during used bus

Low-speed runni	ng [ f (X IN) ≤ 25 MHz ]	High-speed running [f (X IN) ≤ 40 MHz]	
Internal area access (Note)	External area access	Internal area access (Note)	External area access
2¢ access in low-speed running	2¢ access in low-speed running	2¢ access in high-speed running	
Judgment timing of input level to HOLD pin Clock \$1	Judgment timing of input level to HOLD pin Clock \$1  ABU  ALE  Reading - (A) (R) - Writing - (AXW)	(RAM) Judgment timing of input level to HOLD pin ↓ Clock ∳1	
	Judgment timing of input level to HOLD pin Clock \$1	3 \$\phi\$ access in high-speed running (ROM, SFR)  Judgment timing of input level to HOLD pin  Clock \$\phi_1 \ldots	3 access in high-speed running  Judgment timing of input level to HOLD pin Clock \$1
	4 ¢ access in low-speed running Judgment timing of input level to HOLD pin Clock ¢1		4 access in high-speed running  Judgment timing of input level to HOLD pin  Clock \$1
			5 \$\phi\$ access in high-speed running  Judgment timing of input level to HOLD pin ↓  Clock \$\phi

Note: Signals when accessing an internal area means signals which are output from pins externally when accessing an internal area in the memory expansion mode.

A: Address W: Data to be written R: Data to be read ?: Undefined value

12.4 Hold function





Fig. 12.4.2 Timing of acceptance of Hold request and termination of Hold state (1)

#### 12.4 Hold function

<When inputting "L" level to HOLD pin during term using bus; when data access is completed with 1-bus cycle>

#### ● State when inputting "L" level to HOLD pin

External data bus	Data length	External data bus width
Haina	8	8, 16
Using	16	16 (Access from even address)



① When accepting a Hold request, not a new address but an address output just before is output again.

Notes 1: This figure shows the case of 2¢ access in low-speed running.

- 2: Clock φ1 has the same polarity and the same frequency as φΒιυ.


  Signals timing to be input or output externally is ordained by clock φ1 as a basis.
- **3**: This term indicated by **Note 3** becomes 1.5 cycles in 5φ access in high-speed running. It is because the level judgment timing becomes the 1.5 cycles before the end of the term using bus (See Table 12.4.2.)

Fig. 12.4.3 Timing of acceptance of Hold request and termination of Hold state (2)

<When inputting "L" level to HOLD pin during term using bus; when data access is completed with continuous 2-bus cycle>

#### ● State when inputting "L" level to HOLD pin

External data bus	Data length	External data bus width
Using	16	8
		16 (Access from odd address)



- ① When accepting a Hold request, not a new address but an address output just before is output again.
- ② Hold request cannot be accepted before input/output of 16-bit data is completed.
- **Notes 1**: This figure shows the case of  $2\phi$  access in low-speed running.
  - 2: Clock φ1 has the same polarity and the same frequency as φΒιυ.

    Signals timing to be input or output externally is ordained by clock φ1 as a basis.
  - **3**: This term indicated by **Note 3** becomes 1.5 cycles in 5φ access in high-speed running. It is because the level judgment timing becomes the 1.5 cycles before the end of the term using bus (See Table 12.4.2.)

Fig. 12.4.4 Timing of acceptance of Hold request and termination of Hold state (3)

# **CONNECTION WITH EXTERNAL DEVICES**

12.4 Hold function

**MEMORANDUM** 



# CHAPTER 13

# **RESET**

13.1 Hardware reset

13.2 Software reset

### RESET

#### 13.1 Hardware reset

This chapter describes the method to reset the microcomputer. There are two methods to do that: Hardware reset and Software reset.

#### 13.1 Hardware reset

When the power source voltage satisfies the microcomputer's recommended operating conditions, the microcomputer is reset by supplying "L" level to the RESET pin. This is called a hardware reset. Figure 13.1.1 shows an example of hardware reset timing.




Fig. 13.1.1 Example of hardware reset timing

The following explains how the microcomputer operates for terms ① to ④ above.

- ① After supplying "L" level to the RESET pin, the microcomputer initializes pins within a term of several ten ns. (Refer to Table 13.1.1.)
- While the RESET pin is "L" level and within the term of 4 to 5 cycles of the internal clock φ after the RESET pin goes from "L" to "H," the microcomputer initializes the central processing unit (CPU) and SFR area. At this time, the contents of the internal RAM area become undefined (except when Stop or Wait mode is terminated). (Refer to Figures 13.1.2 to 13.1.6.)
- 3 After 2, the microcomputer performs "Internal processing sequence after reset." (Refer to Figure 13.1.7.)
- 4 The microcomputer executes a program beginning with the address set into the reset vector addresses which are FFFE<sub>16</sub> and FFFF<sub>16</sub>.

#### 13.1.1 Pin state

Table 13.1.1 lists the microcomputer's pin state while the RESET pin is "L" level.

Table 13.1.1 Pin state while RESET pin is "L" level

	CNVss pin level	Pin (Port) name	Pin state
Mask ROM version	Vss or Vcc	P0 to P8	Floating.
		Ē	Outputs "H" level.
PROM version	Vss	P0 to P8	Floating.
(Including One time PROM		Ē	Outputs "H" level.
and EPROM versions)	Vcc (Note 1)	P0, P1, P3 to P8	Floating.
		P2	Floating while supplying "H" leve
			to two pins of P51 and P52, or one
			of them.
			Outputs "H" or "L" level while sup-
			plying "L" level to two pins of P51
			and P52.
		Ē	Outputs "H" level.
Flash memory version	Vss	P0 to P8	Floating.
		E	Outputs "H" level.
	Vcc (Note 2)	P0, P1, P3 to P8	Floating.
		P2	Floating while supplying "H" leve
			to two pins of P51 and P52, or one
			of them.
			Outputs "H" or "L" level while sup-
	4		plying "L" level to two pins of P51
			and P52.
	.0	Ē	Outputs "H" level.
	VPPH (Note 2)	P0, P1, P3, P40,	Floating.
		P41, P43,P45 to P47,	
		P5 to P8	
		P2	Floating while supplying "H" leve
			to two pins of P51 and P52, or one
•			of them.
			Outputs "H" or "L" level while sup-
			plying "L" level to two pins of P5
			and P52.
		P42	Outputs clock φ1.
		P44	Floating while supplying "L" level to
			one or more pins of P45, P46 and P51
			Outputs "H" or "L" level while sup-
			plying "H" level to three pins of P45
			P46 and P51.
		Ē	Outputs "H" level.

**Notes 1:** Each pin becomes the above state. It is because the microcomputer enters the EPROM mode. Refer to "Chapter 18. PROM VERSION."

<sup>2:</sup> Each pin becomes the above state. It is because the microcomputer enters the Flash memory mode. Refer to "Chapter 19. FLASH MEMORY VERSION."

#### 13.1 Hardware reset

# 13.1.2 State of CPU, SFR area, and internal RAM area

Figure 13.1.2 shows the state of the CPU registers immediately after reset. Figures 13.1.3 to 13.1.6 show the state of the SFR area and internal RAM areas immediately after reset.




Fig. 13.1.2 State of CPU registers immediately after reset

#### SFR area (016 to 7F16) RW: It is possible to read the bit state at reading. The written value becomes valid data. RO: It is possible to read the bit state at reading. The written value becomes invalid. WO: The written value becomes valid data. It is not possible to read the bit state. : Nothing is assigned. It is not possible to read the bit state. The written value becomes invalid. 0: "0" immediately after a reset. 0 : Always "0" at reading. 1: "1" immediately after a reset. : Always undefined at reading. ?: Undefined immediately after a reset : "0" immediately after a reset. Fix to "0." (Do not write "1" into this.) State immediately after a reset Address Register name Access characteristics b7 b0 016 116 ? RW 216 Port P0 register ? 316 Port P1 register RW 416 Port P0 direction register RW 0016 516 Port P1 direction register RW 0016 Port P2 register RW ? Port P3 register RW 716 0 0 0 0016 816 Port P2 direction register RW RW 0 916 Port P3 direction register 0 0 0 0 0 0 A16 Port P4 register RW ? **B**16 Port P5 register RW C<sub>16</sub> Port P4 direction register RW 0016 D<sub>16</sub> Port P<sub>5</sub> direction register RW 0016 ? E16 Port P6 register RW ? F16 RW Port P7 register 1016 Port P6 direction register RW 0016 1116 Port P7 direction register RW 0016 ? 1216 Port P8 register RW ? 1316 1416 Port P8 direction register RW 0016 1516 ? ? **16**16 ? 1716 ? 1816 ? 1916 1A<sub>16</sub> ? 1B<sub>16</sub> 1C<sub>16</sub> ? ? 1D<sub>16</sub> 1E<sub>16</sub> A-D control register 0 RW 0 0 0 0 0 1 1F<sub>16</sub> A-D control register 1 RW 0 0 0


Fig. 13.1.3 State of SFR and internal RAM areas immediately after reset (1)

# **RESET**

# 13.1 Hardware reset

Address	Register name	Access characteristics State immediately after a rese
2016	A-D register 0	RO ?
2116	A-D register 0	RO 0 0 0 0 0 ?
2216	A.D. register 4	RO ?
2316	A-D register 1	RO 0 0 0 0 0 ?
2416	A-D register 2	RO ?
2516	A-D register 2	RO 0 0 0 0 0 ?
2616	A-D register 3	RO ?
2716	A-b register 5	RO 0 0 0 0 0 ?
2816	A-D register 4	RO ?
2916	A-D register 4	RO 0 0 0 0 0 ?
2A16	A D register 5	RO ?
2B16	A-D register 5	RO 0 0 0 0 0 ?
2C16	A-D register 6	RO ?
2D16	A-D register 6	RO 0 0 0 0 0 ?
2E16	A-D register 7	RO ?
2F16	(	RO 0 0 0 0 0 0 ?
	RT0 transmit/receive mode register	RW 0016
3116	UART0 baud rate register	WO ?
3216 UA	RT0 transmit buffer register	WO ?
3316		9
	Γ0 transmit/receive control register 0	RW RO RW 0 ? ? ? 1 0 0 0
	Γ0 transmit/receive control register 1	RO   RW   RO   RW   0   0   0   0   0   1   0   0   0   0
3616	UART0 receive buffer register	i i
3716		110
3816 UAI 3916	RT1 transmit/receive mode register	RW 0016
	UART1 baud rate register	,,,,
3A <sub>16</sub> U	ART1 transmit buffer register	WO ?
	RT1 transmit/receive control register 0	RW RO RW 0 ? ? ? 1 0 0 (
	RT1 transmit/receive control register 1	RO RWRORW 0 0 0 0 0 1
3E16	UART1 receive buffer register	RO ?
3F16	OAKT Freceive buller register	RO 0 0 0 0 0 0 0

Fig. 13.1.4 State of SFR and internal RAM areas immediately after reset (2)



mode. (Refer to "Chapter 5. TIMER A.")

- 2: The access characteristics at addresses 5016 to 5516 vary according to Timer B's operating mode. (Refer to "Chapter 6. TIMER B.")
- 3: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to Timer B's operating mode. (Refer to "Chapter 6. TIMER B.")
- 4: The access characteristics for bit 1 at address 5E is and its state immediately after a reset vary according to the voltage level supplied to the CNVss pin. (Refer to section "2.5 Processor modes.")

Fig. 13.1.5 State of SFR and internal RAM areas immediately after reset (3)

# 13.1 Hardware reset

Addre	ss Register name	b7	7,000	33 0116	ıracteristi	b0	State b7		Julai			a 10.	b0
6016	Watchdog timer register			(No	te 1)				?(Nc	te 2)	)		
6116 \	Watchdog timer frequency select register					RW			?				0
6216										?			
3316										?			
6416										?			
3516										?			
3 <b>6</b> 16										?			
<b>37</b> 16										?			
6816										?			
6916										?			
3A16										?			
6B16										?			
3 <b>C</b> 16										?			
3D16										?			
6E16								40		?			
6F16										?			
7016	A-D conversion interrupt control register				R\			?		?	0	0	0
7116	UART0 transmit interrupt control register				R\	_		?		0	0	0	0
7216	UART0 receive interrupt control register				R\		1	?		0	0	0	0
7316	UART1 transmit interrupt control register				R\			?		0	0	0	0
7416	UART1 receive interrupt control register				RI			?		0	0	0	0
7516	Timer A0 interrupt control register				R\			?		0	0	0	0
<b>76</b> 16	Timer A1 interrupt control register			-	RI			?		0	0	0	0
7716	Timer A2 interrupt control register				RI			?		0	0	0	0
<b>78</b> 16	Timer A3 interrupt control register				R\			?		0	0	0	0
7916	Timer A4 interrupt control register		600		R\			?		0	0	0	0
7A16	Timer B0 interrupt control register	6	83		R\ R\			?		0	0	0	0
7B16	Timer B1 interrupt control register				R\			?		0	0	0	0
7C16	Timer B2 interrupt control register		3		RW	/V	?	Ť o	ΤΛ	0	0	0	0
7D16	INTo interrupt control register INT1 interrupt control register				RW		?	0	0	0	0	0	0
7E16					RW		?	0	0	0	0	0	0
<b>7</b> F16	Notes 1: By writing dummy data to ac The dummy data is not retai 2: The value "FFF16" is set to t Internal RAM area; addresses At hardware reset (Except the case that Stop o At software reset At terminating Stop or Wait m	ned a he wa 8016 r Wait	nywhe itchdog to 87F i mode	re. 1 timei 16 in N is teri	ue "FFF10" . (Refer f M37751M minated).	to " <b>Chapt</b> o 16C-XXXF	the water 9. Wa	tchdo	g tim	er. <b>3 Til</b>	<b>VIER</b>	.") defir	ned.

Fig. 13.1.6 State of SFR and internal RAM areas immediately after reset (4)

#### 13.1.3 Internal processing sequence after reset

Figure 13.1.7 shows the internal processing sequence after reset.




Fig. 13.1.7 Internal processing sequence after reset

# RESET

#### 13.1 Hardware reset

#### 13.1.4 Time supplying "L" level to RESET pin

Time supplying "L" level to the RESET pin varies according to the state of the clock oscillation circuit.

- •When the oscillator is stably oscillating or a stable clock is input from the XIN pin, supply "L" level for 2  $\mu$ s or more.
- •If the oscillator is not stably oscillating (including a power-on reset and In Stop mode), supply "L" level until the oscillation is stabilized.

The time to stabilize oscillation varies according to the oscillator. For details, contact the oscillator manufacturer.

Figure 13.1.8 shows the power-on reset condition. Figure 13.1.9 shows an example of a power-on reset circuit.

\* For details about Stop mode, refer to "Chapter 10. STOP MODE." For details about clocks, refer to "Chapter 14. CLOCK GENERATING CIRCUIT."




Fig. 13.1.8 Power-on reset condition




Fig. 13.1.9 Example of power-on reset circuit

#### 13.2 Software reset

### 13.2 Software reset

When the power source voltage satisfies the microcomputer's recommended operating conditions, the microcomputer is reset by writing "1" to the software reset bit (bit 3 at address 5E<sub>16</sub>). This is called a software reset. In this case, the microcomputer initializes pins, CPU, and SFR area just as in the case of a hardware reset. However, the microcomputer retains the contents of the internal RAM area. (Refer to Table 13.1.1 and Figures 13.1.2 to 13.1.6.) Figure 13.2.1 shows the structure of processor mode register 0. After completing initialization, the microcomputer performs the internal processing sequence after a reset. (Refer to Figure 13.1.7.) After that, it executes a program beginning from the address set into the reset vector addresses which are FFFE<sub>16</sub> and FFFF<sub>16</sub>.




Fig. 13.2.1 Structure of processor mode register 0

# CHAPTER 14 CLOCK GENERATING CIRCUIT

14.1 Oscillation circuit example

14.2 Clock

# **CLOCK GENERATING CIRCUIT**

### 14.1 Oscillation circuit example

This chapter describes a clock generating circuit which supplies the operating clock of the central processing unit (CPU), bus interface unit (BIU), or internal peripheral devices.

The clock generating circuit contains the oscillation circuit.

# 14.1 Oscillation circuit example

To the oscillation circuit, a ceramic resonator or a quartz-crystal oscillator can be connected, or the clock which is externally generated can be input. The example of the oscillation circuit is described below.

#### 14.1.1 Connection example using resonator/oscillator

Figure 14.1.1 shows an example when connecting a ceramic resonator/quartz-crystal oscillator between pins  $X_{\text{IN}}$  and  $X_{\text{OUT}}$ .

The circuit constants such as Rf, Rd, C<sub>IN</sub>, and C<sub>OUT</sub> (shown in Figure 14.1.1) depend on the resonator/ oscillator. These values shall be set to the resonator/ oscillator manufacturer's recommended values.




Fig. 14.1.1 Connection example using resonator/oscillator

# 14.1.2 Input example of externally generated clock

Figure 14.1.2 shows an input example of the clock which is externally generated. The external clock must be input from the  $X_{\text{IN}}$  pin, and the  $X_{\text{OUT}}$  pin must be left open.




Fig. 14.1.2 Externally generated clock input example

# 14.2 Clock

Figure 14.2.1 shows the clock generating circuit block diagram.




Fig. 14.2.1 Clock generating circuit block diagram

# **CLOCK GENERATING CIRCUIT**

#### 14.2 Clock

#### 14.2.1 Clock generated in clock generating circuit

**(1)** *φ* 

This is the clock source of  $\phi_{CPU}$ ,  $\phi_{BIU}$  clock  $\phi_1$ ,  $f_2/f_4$  to  $f_{512}/f_{1024}$ ,  $Wf_{32}/Wf_{64}$  and  $Wf_{512}/Wf_{1024}$ .

(2)  $\phi_{CPU}$ 

This is the operation clock of CPU.

(3)  $\phi$ віч

This is the operation clock of BIU.

(4) Clock  $\phi_1$ 

This has the same period as  $\phi$  and is output to the external.

#### (5) f<sub>2</sub>/f<sub>4</sub> to f<sub>512</sub>/f<sub>1024</sub>

Each of them is the operation clock for the internal peripheral devices, and its clock source is  $\phi$  or  $\phi$  divided by 2.

(Refer to "14.2.2 Operation clock for internal peripheral devices.")

Table 14.2.1 Operation	clock for internal r	peripheral devices
------------------------	----------------------	--------------------

Operation clock	Clock source for peripheral			
	devices select b	oit (See Fig. 14.2.2)		
~	1	0		
f <sub>2</sub> /f <sub>4</sub>	f <sub>2</sub>	f <sub>4</sub>		
f <sub>16</sub> /f <sub>32</sub>	<b>f</b> <sub>16</sub>	f <sub>32</sub>		
f <sub>64</sub> /f <sub>128</sub>	f <sub>64</sub>	<b>f</b> <sub>128</sub>		
f <sub>512</sub> /f <sub>1024</sub>	<b>f</b> <sub>512</sub>	<b>f</b> <sub>1024</sub>		

#### (6) Wf32/Wf64, Wf512/Wf1024

This is the operation clock of Watchdog timer, and its clock source is  $\phi$  or  $\phi$  divided by 2. (Refer to "14.2.2 Operation clock for internal peripheral devices.")

Table 14.2.2 Operation clock for Watchdog timer

Operation clock	Clock source for peripheral					
	devices select bit (See Fig. 14.2.2)					
	1	0				
Wf <sub>32</sub> /Wf <sub>64</sub>	Wf <sub>32</sub>	Wf <sub>64</sub>				
Wf <sub>512</sub> /Wf <sub>1024</sub>	Wf <sub>512</sub>	Wf <sub>1024</sub>				

# **CLOCK GENERATING CIRCUIT**

14.2 Clock

#### 14.2.2 Operation clock for internal peripheral devices

The operation clock for the internal peripheral devices uses  $\phi$  or  $\phi$  divided by 2 as its clock source. The clock source of the operation clock for internal peripheral devices is selected by the clock source for peripheral devices select bit (bit 2 at address  $5F_{16}$ ).

Figure 14.2.2 shows the structure of processor mode register 1 (address 5F<sub>16</sub>).

When  $f(X_{IN}) > 25$  MHz, fix the clock source for peripheral devices select bit to "0."




Fig. 14.2.2 Structure of processor mode register 1

**MEMORANDUM** 



# CHAPTER 15

# ELECTRICAL CHARACTERISTICS

- 15.1 Absolute maximum ratings
- 15.2 Recommended operating conditions
- 15.3 Electrical characteristics
- 15.4 A-D converter characteristics
- 15.5 Internal peripheral devices
- 15.6 Ready and Hold
- 15.7 Single-chip mode
- 15.8 Memory expansion mode and microprocessor mode: When 2-φ access in low-speed running
- 15.9 Memory expansion mode and microprocessor mode: When 3-φ access in low-speed running
- 15.10 Memory expansion mode and microprocessor mode: When  $4-\phi$  access in low-speed running
- 15.11 Memory expansion mode and microprocessor mode: When  $3-\phi$  access in high-speed running
- 15.12 Memory expansion mode and microprocessor mode: When  $4-\phi$  access in high-speed running
- 15.13 Memory expansion mode and microprocessor mode: When 5-φ access in high-speed running
- 15.14 Memory expansion mode and microprocessor mode: When 2-φ access in high-speed running (Internal RAM access)
- 15.15 Testing circuit for ports P0 to P8,  $\phi_1$ , and  $\overline{E}$

# 15.1 Absolute maximum ratings

This chapter describes electrical characteristics of the M37751M6C-XXXFP.

For the latest data, inquire of addresses described last (**CONTACT ADDRESSES FOR FURTHER INFORMATION**").

# 15.1 Absolute maximum ratings

#### Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage			-0.3 to 7	V
AVcc	Analog power sou	rce voltage		-0.3 to 7	V
Vı	Input voltage	RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage	P0 <sub>0</sub> –P0 <sub>7</sub> , P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub> ,			
		P3 <sub>0</sub> -P3 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,			
		P6 <sub>0</sub> –P6 <sub>7</sub> , P7 <sub>0</sub> –P7 <sub>7</sub> , P8 <sub>0</sub> –P8 <sub>7</sub> ,		-0.3 to Vcc+0.3	V
		V <sub>REF</sub> , X <sub>IN</sub>	3		
Vo	Output voltage	P0 <sub>0</sub> –P0 <sub>7</sub> , P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub> ,		<b>J</b>	
		P3 <sub>0</sub> -P3 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	(7)	-0.3 to Vcc+0.3	V
		P6 <sub>0</sub> –P6 <sub>7</sub> , P7 <sub>0</sub> –P7 <sub>7</sub> , P8 <sub>0</sub> –P8 <sub>7</sub> ,		0.0 10 100.010	
		X <sub>OUT</sub> , $\overline{E}$			
Pd	Power dissipation		Ta = 25 °C	300	mW
Topr	Operating tempera	ature		-20 to 85	°C
T <sub>stg</sub>	Storage temperatu	ire		-40 to 150	°C

15.2 Recommended operating conditions

# 15.2 Recommended operating conditions

**Recommended operating conditions** ( $Vcc = 5 V\pm 10\%$ , Ta = -20 to 85 °C, unless otherwise noted)

		$Vcc = 5 V \pm 10\%$ , $Ia = -20 to 85$	O, unites	Limits	ise note	
Symbol	Param	neter	Min.	Typ.	Max.	Unit
Vcc	Power source voltage		4.5	5.0	5.5	V
AVcc	Analog power source voltage			Vcc		V
Vss	Power source voltage			0		V
AVss	Analog power source voltage			0		V
	High-level input voltage	P00-P07, P30-P33, P40-P47,				
VIH		P5 <sub>0</sub> –P5 <sub>7</sub> , P6 <sub>0</sub> –P6 <sub>7</sub> , P7 <sub>0</sub> –P7 <sub>7</sub> ,	0.8 Vcc		Vcc	V
VIII		P80-P87, XIN, RESET, CNVss,	0.0 VCC		VCC	"
		BYTE				
VIH	High-level input voltage	P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub>	0.8 Vcc		Vcc	V
VIII		(in single-chip mode)	<b>0.0 V</b> CC		VCC	, v
	High-level input voltage	P10-P17, P20-P27				
VIH	i ligit-level lilput voltage	(in memory expansion mode and	0.5 Vcc		Vcc	V
		microprocessor mode)				
	Low-level input voltage	P0 <sub>0</sub> –P0 <sub>7</sub> , P3 <sub>0</sub> –P3 <sub>3</sub> , P4 <sub>0</sub> –P4 <sub>7</sub> ,	The same of the sa			
VIL		P50-P57, P60-P67, P70-P77,	0		0.2 Vcc	V
VIL		P80-P87, XIN, RESET, CNVss,	U		0.2 VCC	<b>'</b>
		BYTE				
VIL	Low-level input voltage	P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub>	0		0.2 Vcc	V
VIL		(in single-chip mode)	U		0.2 VCC	\ \ \
	Low-level input voltage	P10-P17, P20-P27				
VIL		(in memory expansion mode and	0		0.16 Vcc	V
		microprocessor mode)				V
	High-level peak output current	P0 <sub>0</sub> –P0 <sub>7</sub> , P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub> ,				
OH (peak)		P3 <sub>0</sub> –P3 <sub>3</sub> , P4 <sub>0</sub> –P4 <sub>7</sub> , P5 <sub>0</sub> –P5 <sub>7</sub> ,			-10	mA
		P60-P67, P70-P77, P80-P87				
	High-level average output current	P00-P07, P10-P17, P20-P27,				
OH (avg)		P3 <sub>0</sub> -P3 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,			-5	mA
		P60-P67, P70-P77, P80-P87				
	Low-level peak output current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,				
OL (peak)		P3 <sub>0</sub> –P3 <sub>3</sub> , P4 <sub>0</sub> –P4 <sub>7</sub> , P5 <sub>0</sub> –P5 <sub>7</sub> ,			10	mA
		P60-P67, P70-P77, P80-P87				
	Low-level average output current	P0 <sub>0</sub> –P0 <sub>7</sub> , P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub> ,				
OL (avg)		P3 <sub>0</sub> -P3 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,			5	mA
		P60-P67, P70-P77, P80-P87				
f(XIN)	Operating clock frequency				40	MHz

Notes 1: Average output current is the average value of a 100 ms interval.

<sup>2:</sup> The sum of IoL(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IoH(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IoL(peak) for ports P4, P5, P6, and P7 must be 80 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.

#### 15.3 Electrical characteristics

# 15.3 Electrical characteristics

Electrical characteristics (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 40 MHz, unless otherwise noted)

		•	-20  to 85 °C,  f(Xin) = 40  MHZ,  i		Limits		
Symbol	Par	ameter	Test conditions	Min.	Тур.	Max.	Unit
Vон	High-level output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	Iон = −10 mA	3			V
Vон	High-level output voltage	P0 <sub>0</sub> –P0 <sub>7</sub> , P1 <sub>0</sub> –P1 <sub>7</sub> , P2 <sub>0</sub> –P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub>	Ioн = -400 μA	4.7			V
Vон	High-level output voltage	P3 <sub>2</sub>	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.1 4.8			V
Vон	High-level output voltage	Ē	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.4			V
Vol	Low-level output voltage	P00–P07, P10–P17, P20–P27, P30, P31, P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87	IoL = 10 mA			2	V
Vol	Low-level output voltage	P00–P07, P10–P17, P20–P27, P30, P31, P33	IoL = 2 mA			0.45	V
Vol	Low-level output voltage	P3 <sub>2</sub>	IoL = 10 mA			1.9 0.43	V
Vol	Low-level output voltage	Ē	IoL = 10 mA IoL = 2 mA			1.6	V
	Hysteresis $\overline{INT}_0$ - $\overline{INT}_2$ , $\overline{A}_1$	, TA0IN-TA4IN, TB0IN-TB2IN, ADTRG, CTS0, CTS1, CLK0, CLK1	0	0.4		1	V
	Hysteresis	RESET		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis	Xin		0.1		0.3	V
Іін	High-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE	V <sub>1</sub> = 5 V			5	μΑ
lı.	Low-level input current	P0o-P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNVss, BYTE	V <sub>1</sub> = 0 V			<b>–</b> 5	μΑ
V <sub>RAM</sub>	RAM hold voltage		When clock is stopped.	2			V
Icc	Power source current		In single-chip mode, $f(X_{IN}) = 40 \text{ MH}$		25	50	mA
			output pins are Ta = 25°C, who open, and the other clock is stopped	d		1	μΑ
			to Vss. Ta = 85°C, who clock is stopped			20	μΑ

15.4 A-D converter characteristics

# 15.4 A-D converter characteristics

A-D CONVERTER CHARACTERISTICS (Vcc = AVcc = 5 V±10%, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Commando and	Doromotor	Toot oo	Test conditions		Limits		I India
Symbol	Parameter	Test co	nations	Min.	Тур.	Max.	Unit
_	Resolution	VREF = VCC				10	Bits
_	Absolute accuracy	VREF = VCC	Resolution 10 bit			±3	LSB
			Resolution 8 bit			±2	LSB
RLADDER	Ladder resistance	Vref = Vcc		5			kΩ
<b>.</b>	Conversion time	$f(X_{IN}) = 40 \text{ MHz}$	Resolution 10 bit	5.9			
tconv	Conversion time	I(XIN) = 40 IVII IZ	Resolution 8 bit	4.9			
		$f(X_{IN}) = 25 \text{ MHz}$	Resolution 10 bit	4.72			μs
		I(XIN) = 25 IVII IZ	Resolution 8 bit	3.92			
$V_{REF}$	Reference voltage		· ·	2		Vcc	V
$V_{IA}$	Analog input voltage			0		Vref	V

### 15.5 Internal peripheral devices

# 15.5 Internal peripheral devices

Timing requirements ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Timer A input (Count input in event counter mode)

Symbol	Parameter -		Limits		
			Max.	Unit	
tc(TA)	TAin input cycle time	80		ns	
tw(TAH)	TAin input high-level pulse width	40		ns	
tw(TAL)	TAin input low-level pulse width	40		ns	

Timer A input (Gating input in timer mode)

Symbol	Parameter	Data formula (Min.)	Data formula (Min.)			Lloit
Symbol	Farameter	Data Iomidia (IVIIII.)		Min.	Max.	Unit
		f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{16 \times 10^9}{f(X_{IN})}$	400		
tc(TA)	TAin input cycle time	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	16 × 10 <sup>9</sup> f(X <sub>IN</sub> )	640		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		
		f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200		
tw(TAH)	TAin input high-level pulse width	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_N) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	$\frac{4 \times 10^9}{f(X_{IN})}$	160		
		f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200		
tw(TAL)	TAin input low-level pulse width	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160		

- Notes 1: TAi<sub>IN</sub> input cycle time must be 4 cycles or more of count source,

  TAi<sub>IN</sub> input high-level pulse width must be 2 cycles or more of count source,

  TAi<sub>IN</sub> input low-level pulse width must be 2 cycles or more of count source.
  - 2: The limits in the upper row of the table are the values when  $f(X_{IN})$  is 40 MHz and the count source is  $f_4$ . The limits in the middle row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_4$ . The limits in the lower row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_2$ .

# 15.5 Internal peripheral devices

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Data formula (Min.)	Limits		Unit		
Symbol	Farameter	Data formula (Will)		Min.	Max.	Unit	
t <sub>c(TA)</sub>	TAin input cycle time (Note)	f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200			
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns	
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160			
tw(TAH)	TAin input high-level pulse width			80		ns	
tw(TAL)	TAin input low-level pulse width			80		ns	

**Note:** The limits in the upper row of the table are the values when  $f(X_{IN})$  is 40 MHz and the count source is f<sub>4</sub>. The limits in the middle row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is f<sub>4</sub>. The limits in the lower row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is f<sub>2</sub>.

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Lin	nits	Unit
Symbol	Farameter	Min.	Max.	Offic
tw(TAH)	TAin input high-level pulse width	80		ns
tw(TAL)	TAin input low-level pulse width	80		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter		Limits	
Symbol			Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
$t_{\text{w(UPH)}}$	Aioυτ input high-level pulse width			ns
tw(UPL)	TAiout input low-level pulse width	1000		ns
tsu(UP-Tin)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns


Timer A input (Two-phase pulse input in event counter mode)

		iput (The phace pales input in event estates incus)			
	Symbol	Parameter	Lin	Unit	
		i didiffetei	Min.	Max.	Utill
	tsu(TAjın-TAjout)	TAjın input setup time	200		ns
	tsu(TAjout-TAjin)	TAjout input setup time	200		ns


# 15.5 Internal peripheral devices

### Internal peripheral devices


- Count input in event counter mode
- Gating input in timer mode
- External trigger input in one-shot pulse mode
- •External trigger input in pulse width modulation mode



•Up-down input and count input in event counter mode



•Two-phase pulse input in event counter mode



Test conditions

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

# 15.5 Internal peripheral devices

Timer B input (Count input in event counter mode)

Symbol	Parameter -		Limits	
			Max.	Unit
tc(TB)	TBin input cycle time (one edge count)	80		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	40		ns
t <sub>c(TB)</sub>	TBin input cycle time (both edges count)	160		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	80		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	80		ns

Timer B input (pulse period measurement mode)

Symbol	Parameter	Data formula (Min.)	Lin	nits	Unit	
Symbol	Farameter	Data formula (Will)		Min.	Max.	Offic
		f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{16 \times 10^9}{f(X_{IN})}$	400		
t <sub>c(ТВ)</sub>	TBiin input cycle time	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	16 × 10 <sup>9</sup> f(X <sub>IN</sub> )	640		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	$\frac{8 \times 10^9}{f(X_{IN})}$	320		
<b>t</b> w(твн)	TBin input high-level pulse width	f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200		
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160		
	1	f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200		
tw(TBL)	TBiin input low-level pulse width	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160		

- Notes 1: TBin input cycle time must be 4 cycles or more of count source,
  - TBin input high-level pulse width must be 2 cycles or more of count source,
  - TBin input low-level pulse width must be 2 cycles or more of count source.
  - 2: The limits in the upper row of the table are the values when  $f(X_{IN})$  is 40 MHz and the count source is  $f_4$ . The limits in the middle row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_4$ . The limits in the lower row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_2$ .

# 15.5 Internal peripheral devices

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Data formula (Min.)		Lin	nits	Unit
Syllibol	Farameter	Data Iomidia (Iviin.)		Min.	Max.	Offic
		f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{16 \times 10^9}{f(X_{IN})}$	400		
t <sub>c(TB)</sub>	TBin input cycle time	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	16 X 10 <sup>9</sup> f(X <sub>IN</sub> )	640		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		
t <sub>w(ТВН)</sub>	TBin input high-level pulse width	f(X <sub>IN</sub> ) ≤ 40 MHz	$\frac{8 \times 10^9}{f(X_{IN})}$	200		
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160		
		f(X <sub>IN</sub> ) ≤ 40 MHz	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	200		
tw(TBL)	TBin input low-level pulse width	$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ divided by 2 selected as clock source for peripheral devices	8 X 10 <sup>9</sup> f(X <sub>IN</sub> )	320		ns
		$f(X_{IN}) \le 25 \text{ MHz}$ when $\phi$ selected as clock source for peripheral devices	4 X 10 <sup>9</sup> f(X <sub>IN</sub> )	160		

Notes 1: TBin input cycle time must be 4 cycles or more of count source,

TBin input high-level pulse width must be 2 cycles or more of count source,

TBin input low-level pulse width must be 2 cycles or more of count source.

2: The limits in the upper row of the table are the values when  $f(X_{IN})$  is 40 MHz and the count source is  $f_4$ . The limits in the middle row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_4$ . The limits in the lower row of the table are the values when  $f(X_{IN})$  is 25 MHz and the count source is  $f_2$ .

A-D trigger input

Symbol	Parameter	Lin	Unit	
	raidilletei	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1000		ns
tw(ADL)	ADTRG input low-level pulse width	125		ns

# 15.5 Internal peripheral devices

#### Serial I/O


Symbol	Parameter		Limits	
			Max.	Unit
tc(CK)	CLK <sub>i</sub> input cycle time	200		ns
tw(CKH)	CLK <sub>i</sub> input high-level pulse width	100		ns
tw(CKL)	CLK <sub>i</sub> input low-level pulse width	100		ns
$t_{d(C-Q)}$	TxDi output delay time		80	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	20		ns
th(C-D)	RxDi input hold time	90		ns

External interrupt INT: input

Symbol	Parameter		Limits	
Symbol	Faranielei			- Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns

# 15.5 Internal peripheral devices

# Internal peripheral devices



Test conditions

•Vcc = 5 V±10%

•Input timing voltage  $: V_{IL} = 1.0 \text{ V}, V_{IH} = 4.0 \text{ V}$ 

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

15.6 Ready and Hold

# 15.6 Ready and Hold

Timing requirements (Vcc = 5 V±10%, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 40 MHz, unless otherwise noted)

Symbol	Parameter		Limits		
			Max.	Unit	
tsu(RDY−φ₁)	RDY input setup time	40		ns	
$\mathbf{t}_{su(HOLD-\phi_1)}$	HOLD input setup time	40		ns	
<b>t</b> h(φ₁−RDY)	RDY input hold time	0		ns	
th(ø1-HOLD)	HOLD input hold time	0		ns	

**Switching characteristics** ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 40 MHz, unless otherwise noted)


Symbol			Darama	tor		Lin	nits	Unit
	Parameter		Min.	Max.	Offic			
$\mathbf{t}_{d(\phi_1 - HLDA)}$	HLDA output delay t	ime					50	ns

Note: For test conditions, refer to Figure 15.15.1.


# 15.6 Ready and Hold

#### Ready function


When 2-\$\phi\$ access in low-speed running



When 3-φ access and 4-φ access in low-speed running, and 4-φ access in high-speed running



#### When 2-\$\phi\$ access in high-speed running




Test conditions

•Vcc = 5 V±10%


•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V•Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

#### Ready function


#### When 3-\$\phi\$ access in high-speed running



#### When 5- $\phi$ access in high-speed running



#### Hold function



Test conditions

•Vcc = 5 V±10%

•Input timing voltage :  $V_{IL} = 1.0 \text{ V}$ ,  $V_{IH} = 4.0 \text{ V}$ •Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$ 

# 15.7 Single-chip mode

# 15.7 Single-chip mode

Timing requirements ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)


Symbol	Parameter	Limits		11.20
		Min.	Max.	Unit
tc	External clock input cycle time	25		ns
tw(H)	External clock input high-level pulse width	tc/2-8		ns
tw(L)	External clock input low-level pulse width	tc/2-8		ns
tr	External clock rise time		8	ns
<b>t</b> f	External clock fall time		8	ns
tsu(P0D-E)	Port P0 input setup time	60		ns
tsu(P1D-E)	Port P1 input setup time	60		ns
tsu(P2D-E)	Port P2 input setup time	60		ns
tsu(P3D-E)	Port P3 input setup time	60		ns
tsu(P4D-E)	Port P4 input setup time	60		ns
tsu(P5D-E)	Port P5 input setup time	60		ns
tsu(P6D-E)	Port P6 input setup time	60		ns
tsu(P7D-E)	Port P7 input setup time	60		ns
tsu(P8D-E)	Port P8 input setup time	60		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits		l loit
		Min.	Max.	Unit
td(E-P0Q)	Port P0 data output delay time		60	ns
td(E-P1Q)	Port P1 data output delay time		60	ns
td(E-P2Q)	Port P2 data output delay time		60	ns
td(E-P3Q)	Port P3 data output delay time		60	ns
td(E-P4Q)	Port P4 data output delay time		60	ns
td(E-P5Q)	Port P5 data output delay time		60	ns
td(E-P6Q)	Port P6 data output delay time		60	ns
td(E-P7Q)	Port P7 data output delay time		60	ns
td(E-P8Q)	Port P8 data output delay time		60	ns

Note: For test conditions, refer to Figure 15.15.1.

# 15.7 Single-chip mode



15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$  access in low-speed running

#### 15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in low-speed running

Timing requirements ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 25$  MHz, unless otherwise noted)

Symbol	<b>nents</b> ( $Vcc = 5 V \pm 10\%$ , $Vss = 0 V$ , $Ia = -20 to 85 °C$ , $f(Xin) = 2$	Data formula	Lim		Unit
Зуппон	Farameter	(Max.)	Min.	Max.	Unit
tc	External clock input cycle time		40		ns
tw(H)	External clock input high-level pulse width		tc/2-8		ns
t <sub>w(L)</sub>	External clock input low-level pulse width		tc/2-8		ns
t <sub>r</sub>	External clock rise time			8	ns
<b>t</b> f	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	00	30		ns
tsu(P4D-E)	Port P4 input setup time		60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
t <sub>su(P7D-E)</sub>	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
th(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
<b>t</b> h(E–P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
tsu(P0A/P1A/P2A-P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{3 \times 10^9}{f(X_{IN})}$ -65		55	ns

15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$  access in low-speed running

Switching characteristics ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 25$  MHz, unless otherwise noted)

Symbol	Parameter	Data formula		nits	Unit
Эупьы	i arameter	(Min.)	Min.	Max.	Offic
td(E-P4Q)	Port P4 data output delay time			60	ns
td(E-P5Q)	Port P5 data output delay time			60	ns
$t_{\text{d(E-P6Q)}}$	Port P6 data output delay time			60	ns
td(E-P7Q)	Port P7 data output delay time			60	ns
td(E-P8Q)	Port P8 data output delay time			60	ns
tw(φH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
$t_{w(\phi L)}$	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
$\mathbf{t}$ d(E $-\phi_1$ )	$\phi_1$ output delay time	~O	0	18	ns
tw(EL)	E low-level pulse width	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	55		ns
td(POA-E)	Port P0 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 35$	5		ns
td(E-P2Q)	Port P2 data output delay time			35	ns
t <sub>pxz(E-P2Z)</sub>	Port P2 floating start delay time			5	ns
td(P2A-E)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 35$	5		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
td(ALE-E)	ALE output delay time		4		ns
tw(ALE)	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 18$	22		ns
td(BHE-E)	BHE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
td(R/W-E)	R/W output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns

# 15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in low-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 25 MHz$ , unless otherwise noted)


Symbol	Parameter	Data formula	Lin	nits	Unit
Syllibol	raianietei	(Min.)	Min.	Max.	Ullit
th(E-P0A)	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")		9		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
t <sub>pzx(E-P1Z)</sub>	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P2A)	Port P2 address hold time		9		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
tpzx(E-P2Z)	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-BHE)	BHE hold time	1 X 10 <sup>9</sup> f(X <sub>IN</sub> ) - 22	18		ns
th(E-RW)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns

#### 15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in low-speed running

Memory expansion mode and Microprocessor mode

: When 2-\$\phi\$ access in low-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, \$\overline{P0}\$-\$\overline{P3}\$)

•Vcc = 5 V±10%

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

 $\bullet$  Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

#### 15.8 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in low-speed running

Memory expansion mode and Microprocessor mode


: When 2-\$\phi\$ access in low-speed running

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

Data input

: VIL = 0.8 V, VIH = 2.5 V

<Read>



7751 Group User's Manual

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$  access in low-speed running

#### 15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in low-speed running

Timing requirements ( $Vcc = 5 \text{ V} \pm 10\%$ , Vss = 0 V,  $Ta = -20 \text{ to } 85 ^{\circ}\text{C}$ ,  $f(X_{IN}) = 25 \text{ MHz}$ , unless otherwise noted)

Symbol	Parameter	Data formula	Lin		Unit
Суппост	T dramotor	(Max.)	Min.	Max.	Offic
tc	External clock input cycle time		40		ns
tw(H)	External clock input high-level pulse width		tc/2-8		ns
t <sub>w(L)</sub>	External clock input low-level pulse width		tc/2-8		ns
tr	External clock rise time			8	ns
tr	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	00	30		ns
tsu(P4D-E)	Port P4 input setup time		60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
tsu(P7D-E)	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
th(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
<b>t</b> h(E–P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
<b>t</b> su(P0A/P1A/P2A-P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{5 \times 10^9}{f(X_{IN})}$ -65		135	ns

# 15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in low-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz, unless otherwise noted)

Symbol	Parameter $(\text{Vcc} = 5 \text{ V} \pm 10\%, \text{ Vss} = 0 \text{ V}, \text{ 1a} = -20 \text{ to 85 °C}, \text{ f(X)}$	Data formula	Lin	nits	Unit
Cymbol	1 dramoter	(Min.)	Min.	Max.	Offic
td(E-P4Q)	Port P4 data output delay time			60	ns
t <sub>d(E-P5Q)</sub>	Port P5 data output delay time			60	ns
td(E-P6Q)	Port P6 data output delay time			60	ns
t <sub>d(E-P7Q)</sub>	Port P7 data output delay time			60	ns
t <sub>d(E-P8Q)</sub>	Port P8 data output delay time			60	ns
tw(φH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
$t_{w(\phi L)}$	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
$\mathbf{t}_{d(E-\phi_1)}$	$\phi_1$ output delay time	~0	0	18	ns
tw(EL)	E low-level pulse width	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	135		ns
td(P0A-E)	Port P0 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
t <sub>d(E-P1Q)</sub>	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 35$	5		ns
t <sub>d(E-P2Q)</sub>	Port P2 data output delay time			35	ns
t <sub>pxz(E-P2Z)</sub>	Port P2 floating start delay time			5	ns
<b>t</b> d(P2A-E)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	12		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 35$	5		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
td(ALE-E)	ALE output delay time		4		ns
tw(ALE)	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 18$	22		ns
t <sub>d(BHE-E)</sub>	BHE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
t <sub>d(R/W-E)</sub>	R/W output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns

15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$  access in low-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XiN) = 25 MHz, unless otherwise noted)


Symbol	Parameter	Data formula	Lim	nits	Unit
Syllibol	r arameter	(Min.)	Min.	Max.	Offic
th(E-P0A)	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")		9		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
t <sub>pzx(E-P1Z)</sub>	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P2A)	Port P2 address hold time		9		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
t <sub>pzx(E-P2Z)</sub>	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-BHE)	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-RW)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns

#### 15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in low-speed running

Memory expansion mode and Microprocessor mode

: When 3-\$\phi\$ access in low-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, \$P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input

: VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V


 $\bullet$ Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

#### 15.9 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in low-speed running

Memory expansion mode and Microprocessor mode

: When 3-\$\phi\$ access in low-speed running

<Read>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, P0-P3)

•Vcc = 5 V±10%

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

•Data input

: VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$  access in low-speed running

#### 15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in low-speed running

**Timing requirements** ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 25$  MHz, unless otherwise noted)

Symbol	Parameter	Data formula	Lim	nits	Unit
Зуппон	Farameter	(Max.)	Min.	Max.	Unit
t <sub>c</sub>	External clock input cycle time		40		ns
tw(H)	External clock input high-level pulse width		tc/2-8		ns
tw(L)	External clock input low-level pulse width		tc/2-8		ns
tr	External clock rise time			8	ns
t <sub>f</sub>	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	0.0	30		ns
tsu(P4D-E)	Port P4 input setup time	9	60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
tsu(P7D-E)	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
th(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
<b>t</b> h(E–P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
tsu(P0A/P1A/P2A-P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{7 \times 10^9}{f(X_{IN})}$ -65		215	ns

15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$  access in low-speed running

Switching characteristics ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(Xin) = 25 MHz, unless otherwise noted)

Symbol	Parameter	Data formula (Min.)	Lin Min.	nits	Unit
<b>t</b> d(E-P4Q)	Port P4 data output delay time	(IVIII 1.)	IVIII1.	Max. 60	ns
	, ,				
td(E-P5Q)	Port P5 data output delay time			60	ns
td(E-P6Q)	Port P6 data output delay time			60	ns
td(E-P7Q)	Port P7 data output delay time			60	ns
td(E-P8Q)	Port P8 data output delay time			60	ns
tw(φH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
tw(φL)	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
$\mathbf{t}_{d(E-\phi_1)}$	$\phi_1$ output delay time	~O	0	18	ns
tw(EL)	E low-level pulse width	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	135		ns
td(POA-E)	Port P0 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 28$	92		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 28$	92		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 28$	52		ns
td(E-P2Q)	Port P2 data output delay time			35	ns
t <sub>pxz(E-P2Z)</sub>	Port P2 floating start delay time			5	ns
td(P2A-E)	Port P2 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 28$	92		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 28$	52		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	20		ns
td(ALE-E)	ALE output delay time		4		ns
tw(ALE)	ALE pulse width	$\frac{2 \times 10^9}{f(X_{IN})} - 18$	62		ns
td(BHE-E)	BHE output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 20$	100		ns
td(R/W-E)	R/W output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 20$	100		ns

# 15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in low-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XiN) = 25 MHz, unless otherwise noted)


Symbol	Parameter	Data formula	Lin	nits	Unit
Symbol	raianietei	(Min.)	Min.	Max.	UTIIL
th(E-P0A)	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	25		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$			ns
tpzx(E-P1Z)	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(ALE-P2A)	Port P2 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	25		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
t <sub>pzx(E-P2Z)</sub>	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-BHE)	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns
th(E-RW)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	18		ns

#### 15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in low-speed runninge

Memory expansion mode and Microprocessor mode

: When 4-\$\phi\$ access in low-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V


 $\bullet$  Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

#### 15.10 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in low-speed runninge

Memory expansion mode and Microprocessor mode

: When 4-\$\phi\$ access in low-speed running

<Read>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, \$P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$  access in high-speed running

#### 15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in high-speed running

Timing requirements (Vcc = 5 V±10%, Vss = 0 V, Ta = -20 to 85 °C, f(X<sub>IN</sub>) = 40 MHz, unless otherwise noted)

Timing requirements ( $Vcc = 5 V\pm 10\%$ , $Vss = 0 V$ , $Ta = -20 to 85 °C$ , $f(XIN) = 40 MHz$ , unless otherwise noted)  Data formula   Limits					
Symbol	Parameter	Data formula (Max.)	Min.	Max.	Unit
tc	External clock input cycle time	(Maxi)	25	IVIAX.	ns
t <sub>w(H)</sub>	External clock input high-level pulse width		tc/2-8		ns
tw(L)	External clock input low-level pulse width		tc/2-8		ns
<b>t</b> r	External clock rise time			8	ns
<b>t</b> f	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	0,0	30		ns
tsu(P4D-E)	Port P4 input setup time		60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
tsu(P7D-E)	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
<b>t</b> h(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
th(E-P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
tsu(P0A/P1A/P2A-P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{5 \times 10^9}{f(X_{IN})}$ -75		50	ns

#### 15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 40 MHz$ , unless otherwise noted)

	acteristics (Vcc = 5 V±10%, Vss = 0 V, 1a = -20 to 85 °C, 1(A)	Data formula		nits	
Symbol	Parameter	(Min.)	Min.	Max.	Unit
td(E-P4Q)	Port P4 data output delay time			60	ns
<b>t</b> d(E-P5Q)	Port P5 data output delay time			60	ns
td(E-P6Q)	Port P6 data output delay time			60	ns
td(E-P7Q)	Port P7 data output delay time			60	ns
td(E-P8Q)	Port P8 data output delay time			60	ns
tw(øH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
tw(φL)	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
$\mathbf{t}_{d(E-\phi_1)}$	$\phi_1$ output delay time	-0	0	18	ns
tw(EL)	E low-level pulse width	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	50		ns
t <sub>d(P0A-E)</sub>	Port P0 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
t <sub>d(E-P2Q)</sub>	Port P2 data output delay time			35	ns
tpxz(E-P2Z)	Port P2 floating start delay time			5	ns
td(P2A-E)	Port P2 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(ALE-E)	ALE output delay time	$\frac{1 \times 10^9}{2 \times f(X_{IN})} - 7.5$	5		ns
tw(ALE)	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(BHE-E)	BHE output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 30$	20		ns
td(R/W-E)	R/W output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 30$	20		ns

#### 15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 40 MHz$ , unless otherwise noted)


Symbol	Parameter	Data formula	Lin	nits	Unit
Syllibol	r arameter	(Min.)	Min.	Max.	Offic
th(E-P0A)	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
tpzx(E-P1Z)	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(ALE-P2A)	Port P2 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
t <sub>pzx(E-P2Z)</sub>	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(E-BHE)	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(E-RW)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns

#### 15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 3-\$\phi\$ access in high-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, P0-P3)

•Vcc = 5 V±10%

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

 $\bullet$ Output timing voltage : VoL = 0.8 V, VoH = 2.0 V


#### 15.11 Memory expansion mode and microprocessor mode : When 3- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 3-\$\phi\$ access in high-speed running

<Read>

Data input



: VIL = 0.8 V, VIH = 2.5 V

7751 Group User's Manual

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$  access in high-speed running

#### 15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in high-speed running

Timing requirements ( $Vcc = 5 \text{ V} \pm 10\%$ , Vss = 0 V,  $Ta = -20 \text{ to } 85 ^{\circ}\text{C}$ ,  $f(X_{IN}) = 40 \text{ MHz}$ , unless otherwise noted)

Symbol	<b>nents</b> ( $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ , $Ia = -20 \text{ to } 85 ^{\circ}\text{C}$ , $f(X_{IN}) = 4$	Data formula	Lim		1.1
Symbol	Parameter	(Max.)	Min.	Max.	Unit
tc	External clock input cycle time		25		ns
t <sub>w(H)</sub>	External clock input high-level pulse width		tc/2-8		ns
t <sub>w(L)</sub>	External clock input low-level pulse width		tc/2-8		ns
tr	External clock rise time			8	ns
tr	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	00	30		ns
tsu(P4D-E)	Port P4 input setup time		60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
t <sub>su(P7D-E)</sub>	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
th(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
th(E-P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
tsu(P0A/P1A/P2A-P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{7 \times 10^9}{f(X_{IN})}$ -75		100	ns

#### 15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(Xin) = 40 MHz, unless otherwise noted)

Symbol	Parameter	Data formula (Min.)	Lin Min.	nits Max.	Unit
td(E-P4Q)	Port P4 data output delay time	(111111)	IVIII I.	60	ns
td(E-P5Q)	Port P5 data output delay time			60	ns
td(E-P6Q)	Port P6 data output delay time			60	ns
td(E-P7Q)	Port P7 data output delay time			60	ns
td(E-P8Q)	Port P8 data output delay time			60	ns
tw(φH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
<b>t</b> w(φL)	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time	0	0	18	ns
tw(EL)	E low-level pulse width	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	75		ns
td(P0A-E)	Port P0 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	30		ns
td(E-P2Q)	Port P2 data output delay time			35	ns
tpxz(E-P2Z)	Port P2 floating start delay time			5	ns
<b>t</b> d(P2A-E)	Port P2 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	30		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(ALE-E)	ALE output delay time	$\frac{1 \times 10^9}{2 \times f(X_{IN})} - 7.5$	5		ns
tw(ALE)	ALE pulse width	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	35		ns
td(BHE-E)	BHE output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	45		ns
td(R/W-E)	R/W output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	45		ns

# 15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XiN) = 40 MHz, unless otherwise noted)


Symbol	Parameter	Data formula	Lin	nits	Unit
Symbol	Faranielei	(Min.)	Min.	Max.	Offic
t <sub>h(E-P0A)</sub>	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	.0		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
tpzx(E-P1Z)	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	. •		ns
th(ALE-P2A)	Port P2 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
t <sub>pzx(E-P2Z)</sub>	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
t <sub>h(E-BHE)</sub>	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(E-RW)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns

#### 15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 4-\$\phi\$ access in high-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%


•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

#### 15.12 Memory expansion mode and microprocessor mode : When 4- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 4-\$\phi\$ access in high-speed running <Read>



Test conditions ( $\phi_1$ ,  $\overline{E}$ , P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

: VIL = 0.8 V, VIH = 2.5 V

Data input

Test conditions (P4-P8)

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage : Vol = 0.8 V, Vol = 2.0 V

15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$  access in high-speed running

#### 15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in high-speed running

**Timing requirements** ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(Xin) = 40 MHz, unless otherwise noted)

Symbol	Parameter	Data formula	Lim	nits	Unit
Cymbol	- aramotor	(Max.)	Min.	Max.	OTIL
tc	External clock input cycle time		25		ns
t <sub>w(H)</sub>	External clock input high-level pulse width		tc/2-8		ns
t <sub>w(L)</sub>	External clock input low-level pulse width		tc/2-8		ns
tr	External clock rise time			8	ns
tr	External clock fall time			8	ns
tsu(P1D-E)	Port P1 input setup time		30		ns
tsu(P2D-E)	Port P2 input setup time	00	30		ns
tsu(P4D-E)	Port P4 input setup time		60		ns
tsu(P5D-E)	Port P5 input setup time		60		ns
tsu(P6D-E)	Port P6 input setup time		60		ns
tsu(P7D-E)	Port P7 input setup time		60		ns
tsu(P8D-E)	Port P8 input setup time		60		ns
th(E-P1D)	Port P1 input hold time		0		ns
th(E-P2D)	Port P2 input hold time		0		ns
th(E-P4D)	Port P4 input hold time		0		ns
<b>t</b> h(E-P5D)	Port P5 input hold time		0		ns
th(E-P6D)	Port P6 input hold time		0		ns
th(E-P7D)	Port P7 input hold time		0		ns
th(E-P8D)	Port P8 input hold time		0		ns
<b>t</b> su(P0A/P1A/P2A–P1D/P2D)	Port Pi data setup time with address stabilized	$\frac{9 \times 10^9}{f(X_{IN})}$ -75		150	ns

# 15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C,  $f(X_{IN}) = 40 MHz$ , unless otherwise noted)

Symbol	Parameter	Data formula	Lin		Unit
5,111001	· c.amoto	(Min.)	Min.	Max.	O'iii
td(E-P4Q)	Port P4 data output delay time			60	ns
td(E-P5Q)	Port P5 data output delay time			60	ns
td(E-P6Q)	Port P6 data output delay time			60	ns
td(E-P7Q)	Port P7 data output delay time			60	ns
td(E-P8Q)	Port P8 data output delay time			60	ns
tw(φH)	$\phi$ high-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
tw(φL)	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
$\mathbf{t}$ d(E $-\phi_1$ )	$\phi_1$ output delay time	0	0	18	ns
tw(EL)	E low-level pulse width	$\frac{6 \times 10^9}{f(X_{IN})} - 25$	125		ns
td(P0A-E)	Port P0 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			35	ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
<b>t</b> d(P1A-ALE)	Port P1 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	30		ns
td(E-P2Q)	Port P2 data output delay time			35	ns
tpxz(E-P2Z)	Port P2 floating start delay time			5	ns
td(P2A-E)	Port P2 address output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	40		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	30		ns
td(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(ALE-E)	ALE output delay time	$\frac{1 \times 10^9}{2 \times f(X_{IN})} - 7.5$	5		ns
tw(ALE)	ALE pulse width	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	35		ns
t <sub>d(BHE-E)</sub>	BHE output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	45		ns
td(R/W-E)	R/W output delay time	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	45		ns

#### 15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in high-speed running

Switching characteristics ( $Vcc = 5 V\pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(XiN) = 40 MHz, unless otherwise noted)


Symbol	Parameter	Data formula	Limits		Unit
Symbol	r arameter	(Min.)	Min.	Max.	Offic
t <sub>h(E-P0A)</sub>	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	13		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	_		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
tpzx(E-P1Z)	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	. •		ns
th(ALE-P2A)	Port P2 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	. •		ns
th(E-P2Q)	Port P2 data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
t <sub>pzx(E-P2Z)</sub>	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(E-BHE)	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$			ns
t <sub>h(E-RW)</sub>	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns

#### 15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 5-\$\phi\$ access in high-speed running

<Write>



Test conditions (\$\phi\_1\$, \$\overline{E}\$, P0-P3)

•Vcc = 5 V±10%

•Data input

•Output timing voltage: Vol = 0.8 V, Voh = 2.0 V : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)


•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V •Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

#### 15.13 Memory expansion mode and microprocessor mode : When 5- $\phi$ access in high-speed running

Memory expansion mode and Microprocessor mode

: When 5-\$\psi\$ access in high-speed running <Read>



Test conditions (\$1, \overline{E}, P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (P4-P8)

•Vcc = 5 V±10%

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

15.14 Memory expansion mode and microprocessor mode : When 2- $\phi$  access in high-speed running (Internal RAM access)

# 15.14 Memory expansion mode and microprocessor mode : When 2- $\phi$ access in high-speed running (Internal RAM access)

Timing requirements ( $Vcc = 5 V \pm 10\%$ , Vss = 0 V, Ta = -20 to 85 °C, f(Xin) = 40 MHz, unless otherwise noted)


Symbol	ements (Vcc = 5 V±10%, Vss = 0 V, Ta = −20 to 85 °C, f(X <sub>IN</sub> ) = Parameter	Data formula	Lin	nits	Unit
Symbol	i alametei	(Min.)	Min.	Max.	Offic
tw(φH)	$\phi$ high-level pulse width	f(X <sub>IN</sub> ) = 20	5		ns
tw(φL)	$\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	18	ns
tw(EL)	E low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
td(P0A-E)	Port P0 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
tpxz(E-P1Z)	Port P1 floating start delay time (BYTE = "L")	~0		5	ns
td(P1A-E)	Port P1 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
td(P1A-ALE)	Port P1 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
tpxz(E-P2Z)	Port P2 floating start delay time			5	ns
t <sub>d(P2A-E)</sub>	Port P2 address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	15		ns
td(P2A-ALE)	Port P2 address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	5		ns
<b>t</b> d(E-ALE)	ALE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(ALE-E)	ALE output delay time	$\frac{1 \times 10^9}{2 \times f(X_{IN})} - 7.5$	5		ns
tw(ALE)	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
td(BHE-E)	BHE output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 30$	20		ns
td(R/W-E)	R/W output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 30$	20		ns
th(E-P0A)	Port P0 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
tpzx(E-P1Z)	Port P1 floating release delay time (BYTE = "L")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(ALE-P2A)	Port P2 address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	10		ns
tpzx(E-P2Z)	Port P2 floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(E-BHE)	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns
th(E-R/W)	R/W hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	15		ns

15.14 Memory expansion mode and microprocessor mode: When 2- $\phi$  access in high-speed running (Internal RAM access)

Memory expansion mode and Microprocessor mode

: When 2-\$\phi\$ access in high-speed running (Internal RAM access)

<Write>



\* The undefined value is output.

Test conditions (\$\phi\_1\$, \$\overline{E}\$, \$P0-P3)

•Vcc = 5 V±10%


•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V•Data input : VIL = 0.8 V, VIH = 2.5 V

15.14 Memory expansion mode and microprocessor mode : When 2- $\phi$  access in high-speed running (Internal RAM access)

Memory expansion mode and Microprocessor mode

: When 2-\$\phi\$ access in high-speed running (Internal RAM access)

<Read>



\* The contents of external data bus cannot be read into the internal.

Test conditions (\$\psi\_1\$, \$\overline{E}\$, \$P0-P3)

•Vcc = 5 V±10%

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V•Data input : VIL = 0.8 V, VIH = 2.5 V

15.15 Testing circuit for ports P0 to P8,  $\phi_1$ , and  $\overline{\mathsf{E}}$ 

# 15.15 Testing circuit for ports P0 to P8, $\phi_1$ , and $\overline{E}$




Fig. 15.15.1 Testing circuit for ports P0 to P8,  $\phi_1$ , and E

15.15 Testing circuit for ports P0 to P8,  $\phi_1$ , and  $\overline{E}$ 

**MEMORANDUM** 



# CHAPTER 16 STANDARD CHARACTERISTICS

16.1 Standard characteristics


## 16.1 Standard characteristics

## 16.1 Standard characteristics


Standard characteristics described below are just examples of the M37751M6C-XXXFP's characteristics and are not guaranteed. For rated values, refer to "Chapter 15. ELECTRICAL CHARACTERISTICS."

#### 16.1.1 Programmable I/O port (CMOS output) standard characteristics

#### (1) P-channel IOH-VOH characteristics



# (2) N-channel IOL-Vol characteristics




## 16.1 Standard characteristics

### 16.1.2 Icc-f(XIN) standard characteristics


## (1) Icc-f(XIN) standard characteristics on operating and at reset

Measuring conditions (Vcc = 5.0 V, Ta = 25 °C, f(XIN); square waveform)



## (2) Icc-f(XIN) standard characteristics during wait mode

Measuring conditions (Vcc = 5.0 V, Ta = 25 °C, f(XIN); square waveform)



#### 16.1 Standard characteristics

#### 16.1.3 A-D converter standard characteristics

The lower line of the graph indicates the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from 15 to 16 should occurs at 77.5 mV, but the measured value is -1.2 mV. Accordingly, the measured point of change is 77.5 - 1.2 = 76.3 mV.


The upper line of the graph indicates the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 16 is 4.9 mV, so that the differential non-linear error is 4.9 - 5 = -0.1 mV (-0.02 LSB).



## 16.1 Standard characteristics

[Measuring conditions]

•Vcc = 5.12 V, •VREF = 5.12 V, •f(XIN) = 40 MHz, •Ta = 25 °C



16.1 Standard characteristics

**MEMORANDUM** 



# CHAPTER 17 **APPLICATIONS** 17.1 Memory expansion

# 17.1 Memory expansion

# 17.1 Memory expansion

This section shows examples for memory and I/O expansion. Refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES" for details about the functions and operation of used pins when expanding a memory or I/O. Refer to "Chapter 15. ELECTRICAL CHARACTERISTICS" for timing requirements of the microcomputer. Application shown here are just examples. The user shall modify them according to the actual application and test them.

#### 17.1.1 Memory expansion model

Memory expansion to the external is possible in the memory expansion mode or the microprocessor mode. The level of the external data bus width select signal makes it possible to select the four memory expansion models shown in Table 17.1.1.

#### (1) Minimum model

This is an expansion model of which external data bus width is 8 bits and accessible area is expanded up to 64 Kbytes. It is unnecessary to connect the address latch externally. This is an expansion model which is suited to having priority the cost when connecting the memory of which external data bus width is 8 bits.

#### (2) Medium model A

This is an expansion model of which external data bus width is 8 bits and accessible area is expanded up to 16 Mbytes. In this expansion model, the high-order 8 bits of the external address bus  $(A_{23} \text{ to } A_{16})$  are multiplexed with the external data bus. Therefore, an n-bit  $(n \le 8)$  address latch is required for latching address  $(n \text{ bits of } A_{23} \text{ to } A_{16})$ .


#### (3) Medium model B

This is an expansion model of which external data bus width is 16 bits and accessible area is expanded up to 64 Kbytes. This expansion model is used when having priority the rate performance. In this expansion model, the middle-order 8 bits of the external address bus (A<sub>15</sub> to A<sub>8</sub>) are multiplexed with the external data bus. Therefore, an 8-bit address latch is required for latching address (A<sub>15</sub> to A<sub>8</sub>).

#### (4) Maximum model

This is an expansion model of which external data bus width is 16 bits and accessible area is expanded up to 16 Mbytes. In this expansion model, the high- and middle-order 16 bits of the external address bus ( $A_{23}$  to  $A_8$ ) are multiplexed with the external data bus. Therefore, an 8-bit address latch for latching  $A_{15}$  to  $A_8$  and an n-bit ( $n \le 8$ ) address latch for latching n bits of  $A_{23}$  to  $A_{16}$  are required.

Table 17.1.1 Memory expansion model



Notes 1: Refer to "Chapter 12. CONNECTION WITH EXTERNAL DEVICES" for details about the functions and operation of used pins when expanding a memory. Refer to "Chapter 15. ELECTRICAL CHARACTERISTICS" for timing requirements.

<sup>2:</sup> Because the address bus width is used as maximum 24 bits when expanding a memory, strengthen the M37751's Vss line. (Refer to "Appendix 8. Examples of noise immunity improvement.")

# 17.1 Memory expansion

#### 17.1.2 How to calculate timing

When expanding a memory, use a memory of which standard specifications satisfy the address access time and the data setup time for write. The following describes how to calculate each timing.

#### ① External memory's address access time; ta(AD)

 $t_{a(AD)} = t_{su(P0A/P1A/P2A-P1D/P2D)} - (address decode time*1 + address latch delay time*2)$ 

Address decode time\*1: Time required for the chip select signal to be enabled after decoding address Address latch delay time\*2: Delay time required when latching address (Unnecessary in minimum model)

#### 2 External memory's data setup time for write; tsu(D)

 $t_{\text{su}(D)} = t_{\text{w}(EL)} - t_{\text{d}(E-P2Q/P1Q)}$   $t_{\text{d}(E-P2Q/P1Q)} \cdot t_{\text{d}(E-P2Q)} \text{ or } t_{\text{d}(E-P1Q)}$ 

Table 17.1.2 lists the data or the calculation formulas for each parameter. Figure 17.1.1 shows the bus timing diagram. Figures 17.1.2 and 17.1.4 show the relationship between  $t_{su(POA/P1A/P2A-P1D/P2D)}$  and  $f(X_{IN})$ ; Figures 17.1.3 and 17.1.5 show the relationship between  $t_{su(D)}$  and  $f(X_{IN})$ .

Table 17.1.2 Data or calculation formulas for each parameter (unit: ns)

Table 171112 Bata of Galeanation formation for Galeanation (anti-						
Bus cycle Parameter	Low-speed running $2\phi$ access	Low-speed running $3\phi$ access	Low-speed running $4\phi$ access	High-speed running 3φ access	High-speed running $4\phi$ access	High-speed running $5\phi$ access
tsu(P0A/P1A/P2A —P1D/P2D)	$\frac{3 \times 10^9}{f(X_{IN})} - 65$	$\frac{5 \times 10^9}{f(X_{IN})} - 65$	$\frac{7 \times 10^9}{f(X_{IN})} - 65$	$\frac{5 \times 10^9}{f(X_{IN})} - 75$	$\frac{7 \times 10^9}{f(X_{IN})} - 75$	$\frac{9 \times 10^9}{f(X_{IN})} - 75$
tw(EL)	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	$\frac{4 \times 10^9}{f(X_{IN})} - 25$	$\frac{6 \times 10^9}{f(X_{IN})} - 25$
td(E-P2Q) td(E-P1Q)	35	35	35	35	35	35




Fig. 17.1.1 Bus timing diagrams




Fig. 17.1.2 Relationship between tsu(POA/P1A/P2A-P1D/P2D) and f(XIN) (at low-speed running)




Fig. 17.1.3 Relationship between  $t_{su(D)}$  and  $f(X_{IN})$  (at low-speed running)




Fig. 17.1.4 Relationship between tsu(POA/P1A/P2A-P1D/P2D) and f(XIN) (at high-speed running)




Fig. 17.1.5 Relationship between t<sub>su(D)</sub> and f(X<sub>IN</sub>) (at high-speed running)

#### 17.1.3 Points in memory expansion

#### (1) Reading data

Figure 17.1.6 shows the timing at which data is read from an external memory.

When reading data, the external data bus is placed in a floating state, and data is read from the external memory. This floating state is maintained from  $t_{pxz(E-P1Z/P2Z)}$  after falling of the  $\bar{E}$  signal till  $t_{pzx(E-P1Z/P2Z)}$  after rising of the  $\bar{E}$  signal. Table 17.1.3 lists the values of  $t_{pxz(E-P1Z/P2Z)}$  and the formulas to calculate  $t_{pzx(E-P1Z/P2Z)}$ .

Consider timing during data read to avoid collision between the data being read—in and the preceding or following address output because the external data bus is multiplexed with the external address bus. (Refer to "(3) Precautions on memory expansion.")




Fig. 17.1.6 Timing at which data is read from external memory

# 17.1 Memory expansion

Table 17.1.3 Values of tpxz(E-P1Z/P2Z) and formulas to calculate tpzx(E-P1Z/P2Z) (unit: ns)

Bus cycle Parameter	Low-speed running $2\phi$ access	Low-speed running $3\phi$ access	Low-speed running $4\phi$ access	High-speed running $3\phi$ access	High-speed running $4\phi$ access	High-speed running $5\phi$ access
tpxz(E—P1Z) tpxz(E—P2Z)	5	5	5	5	5	5
t <sub>pzx(E</sub> —P1Z) t <sub>pzx(E</sub> —P2Z)	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$



# 17.1 Memory expansion

#### (2) Writing data

Figure 17.1.7 shows the timing at which data is written to an external memory.

When writing data, the output data is validated after  $t_{d(E-P1Q/P2Q)}$  passes from falling of the  $\overline{E}$  signal. Its validated data is output continuously until  $t_{h(E-P1Q/P2Q)}$  passes from rising of the  $\overline{E}$  signal. Table 17.1.4 lists the data of  $t_{d(E-P1Q/P2Q)}$  and the calculation formulas of  $t_{h(E-P1Q/P2Q)}$ .

Data output at writing data must satisfy the data set up time,  $t_{su(D)}$ , and the data hold time,  $t_{h(D)}$ , for write to an external memory.




Fig. 17.1.7 Timing at which data is written to external memory

Table 17.1.4 Data of ta(E-P1Q/P2Q) and calculation formulas of th(E-P1Q/P2Q) (unit: ns)

Bus cycle Parameter	Low-speed running $2\phi$ access	Low-speed running 3φ access	Low-speed running $4\phi$ access	High-speed running $3\phi$ access	High-speed running $4\phi$ access	High-speed running $5\phi$ access
td(E—P1Q) td(E—P2Q)	35	35	35	35	35	35
th(E—P1Q) thE—P2Q)	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	$\frac{1 \times 10^9}{f(X_{IN})} - 10$

### 17.1 Memory expansion

#### (3) Precautions on memory expansion

As described in ① to ③ below, if specifications of the external memory do not match those of the M37751, some considerations must be incorporated into circuit design as in the following cases:

- ① When using an external memory that requires a long access time, ta(AD)
- ② When using an external memory that outputs data within tpxz(E-P1Z/P2Z) after falling of the E signal
- $\ \ \,$  When using an external memory that outputs data for more than  $t_{pzx(E-P1Z/P2Z)}$  after rising of the  $\ \ \,$  signal

#### ① When using an external memory that requires a long access time, ta(AD)

If the M37751's  $t_{su(P1D/P2D-E)}$  cannot be satisfied because the external memory requires a long access time,  $t_{a(AD)}$ , examine the method described below:

- Lower f(X<sub>IN</sub>).
- Select a long bus cycle by software. (Refer to section "12.2 Bus cycle.")
- Use Ready function. (Refer to section "12.3 Ready function.")

Figure 17.1.8 shows an example of using Ready function (at  $2\phi$  access in low-speed running). Figure 17.1.9 shows an example of using Ready function (at  $3\phi$  access in low-speed running). Figure 17.1.10 shows an example of using Ready function (at  $3\phi$  access in high-speed running). Figure 17.1.11 shows an example of using Ready function (at  $4\phi$  access in high-speed running). Ready function is available for the internal areas, so that the circuit in Figures 17.1.8 to 17.1.11 use the chip select signal ( $\overline{\text{CS}_2}$ ) to specify the area where Ready function is available.




Fig. 17.1.8 Example of using Ready function (at  $2\phi$  access in low-speed running)




Fig. 17.1.9 Example of using Ready function (at  $3\phi$  access in low-speed running)




Fig. 17.1.10 Example of using Ready function (at 3¢ access in high-speed running)




Fig. 17.1.11 Example of using Ready function (at  $4\phi$  access in high-speed running)

## 17.1 Memory expansion

 $\ \ \,$  When using an external memory that outputs data within  $t_{pxz(E-P1Z/P2Z)}$  after falling of the  $\ \ \,$  signal

Because the external memory outputs data within  $t_{pxz(E-P1Z/P2Z)}$  after falling of the E signal, there will be a possibility of the <u>tail</u> of address colliding with the head of data. In such a case, generate the memory read signal ( $\overline{OE}$ ) with delay only the leading edge of the fall of the  $\overline{E}$ . (Refer to Figure 17.1.12.)




Fig. 17.1.12 Example of causing to delay data output timing

# 17.1 Memory expansion

When using external memory that outputs data for more than tpzx(E-P1Z/P2Z) after rising of E signal

Because the external memory outputs data for more than  $t_{pzx(E-P1Z/P2Z)}$  after rising of the  $\bar{E}$  signal, there will be a possibility of the tail of data colliding with the head of address. In such a case, examine the method described below:

- Cut the tail of data output from the external memory by using, for example, a bus buffer.
- Use the Mitsubishi's memory chips that can be connected without a bus buffer.

Figures 17.1.13 to 17.1.20 show examples for how to use a bus buffer and the timing charts. Table 17.1.5 lists the memory chips that can be connected a without bus buffer. When using one of these memory chips, the user can connect it to the user's microcomputer without a bus buffer because timing parameters  $t_{DF}$  and  $t_{dis(OE)}$  listed below are guaranteed. (However, the read signal must go high within 10 ns after rising of  $\overline{E}$  signal.)

Table 17.1.5 Memory chips that can be connected without bus buffer

Table 17.1.5	le 17.1.5 Memory chips that can be connected without bus buffer					
Memory	Type description	t <sub>DF</sub> /t <sub>dis(OE)</sub>	Conditions			
EPROM	M5M27C256AK-85, -10, -12, -15	(Maximum)	f(X <sub>IN</sub> ) ≤ 20 MHz, at low-speed running			
	M5M27C512AK-10, -12, -15	15 ns	O			
	M5M27C100K-1215	(when guaranteeing by				
	M5M27C101K-12, -15	kit) (Note)				
	M5M27C102K-12, -15					
	M5M27C201K, JK-10, -12, -15					
	M5M27C202K, JK-10, -12, -15					
One-time PROM	M5M27C256AP, FP, VP, RV-12, -15					
	M5M27C512AP, FP-15					
	M5M27C100P-15					
	M5M27C101P, FP, J, VP, RV-15					
	M5M27C102P, FP, J, VP, RV-15					
	M5M27C201P, FP, J, VP, RV-12, -15					
	M5M27C202P, FP, J, VP, RV-12, -15					
Flash memory	M5M28F101P, FP, J, VP, RV-10, -12, -15					
	M5M28F102FP, J, VP, RV-10, -12, -15					
SRAM	M5M5256CP, FP, KP, VP, RV-55LL, -55XL,					
	-70LL, -70XL, -85LL, -85XL, -10LL, -10XL					
	M5M5278CP, FP, J-20, -20L	8 ns	$f(X_{IN}) \le 40 \text{ MHz}, \text{ at high-speed running}$			
		0 110	$f(X_{IN}) \le 25$ MHz, at low-speed running			
	M5M5278CP, FP, J-25, -25L	10 ns	$f(X_{IN}) \le 25 \text{ MHz}, \text{ at low-speed running}$			
	M5M5278DP, J-12	6 ns	$f(X_{IN}) \le 40$ MHz, at high-speed running			
	M5M5278DP, FP, J-15, -15L	7 ns	$f(X_{IN}) \le 25 \text{ MHz}, \text{ at low-speed running}$			
	M5M5278DP, FP, J-20, -20L	8 ns				

**Note:** When the user want specifications of the memory chips listed above, add a comment "t<sub>DF</sub>/t<sub>dis(OE)</sub> 15 ns product, microcomputer and kit."




Fig. 17.1.13 Example for using bus buffer (at low-speed running-1)




Fig. 17.1.14 Timing chart for sample circuit using bus buffers (at low-speed running-1)




Fig. 17.1.15 Example for using bus buffer (at low-speed running-2 : connecting with memory requiring long hold time for write)




Fig. 17.1.16 Timing chart for sample circuit using bus buffers (at low-speed running-2)




Fig. 17.1.17 Example for using bus buffer (at high-speed running-1)




Fig. 17.1.18 Timing chart for sample circuit using bus buffers (at high-speed running-1)




Fig. 17.1.19 Example for using bus buffer (at high-speed running-2 : connecting with memory requiring long hold time for write)




Fig. 17.1.20 Timing chart for sample circuit using bus buffers (at high-speed running-2)

# 17.1 Memory expansion

#### 17.1.4 Example of memory expansion

#### (1) Example of SRAM expansion (minimum model)

Figure 17.1.21 shows a memory expansion example (minimum model) using a 32-Kbyte SRAM in the memory expansion mode at the low-speed running. Figure 17.1.22 shows the timing chart for this example.

Figure 17.1.23 shows a memory expansion example (minimum model) using a 32-Kbyte SRAM in the memory expansion mode at the high-speed running. Figure 17.1.24 shows the timing chart for this example.




Fig. 17.1.21 Example of SRAM expansion (minimum model at low-speed running)




Fig. 17.1.22 Timing chart for SRAM expansion example (minimum model at low-speed running)




Fig. 17.1.23 Example of SRAM expansion (minimum model at high-speed running)




Fig. 17.1.24 Timing chart for SRAM expansion example (minimum model at high-speed running)

## 17.1 Memory expansion

#### (2) Example of ROM expansion (maximum model)

Figure 17.1.25 shows a memory expansion example (maximum model) using a 1-Mbits ROM in the microprocessor mode. Figure 17.1.26 shows the timing chart for this example.

Figure 17.1.27 shows a memory expansion example (maximum model) using a 1-Mbits ROM in the microprocessor mode. Figure 17.1.28 shows the timing chart for this example.




Fig. 17.1.25 Example of ROM expansion (maximum model at low-speed running)




Fig. 17.1.26 Timing chart for ROM expansion example (maximum model at low-speed running)





Fig. 17.1.27 Example of ROM expansion (maximum model at high-speed running)



## (3) Example of ROM and SRAM expansion (maximum model)

Figure 17.1.29 shows a memory expansion example (maximum model) using two 32-Kbytes ROM and two 32-Kbytes SRAM in the microprocessor mode at the low-speed running. Figure 17.1.30 shows the timing chart for this example.

Figure 17.1.31 shows a memory expansion example (maximum model) using two 32-Kbytes ROM and two 32-Kbytes SRAM in the microprocessor mode at the high-speed running. Figure 17.1.32 shows the timing chart for this example.




Fig. 17.1.29 Example of ROM and SRAM expansion (maximum model at low-speed running)




Fig. 17.1.30 Timing chart for ROM and SRAM expansion example (maximum model at low-speed running)

# **APPLICATIONS**




Fig. 17.1.31 Example of ROM and SRAM expansion (maximum model at high-speed running)




Fig. 17.1.32 Timing chart for ROM and SRAM expansion example (maximum model at high-speed running)

# **APPLICATIONS**

## 17.1 Memory expansion

## 17.1.5 Example of I/O expansion

## (1) Example of port expansion circuit using M66010FP

Figure 17.1.33 shows an example of a port expansion circuit using the M66010FP. Although Figure 17.1.33 is an expansion example in the high-speed running, when using 1.923 MHz or less frequency for Serial I/O transfer clock, the same expansion is possible regardless of the bus cycle.

About Serial I/O control in this expansion example is described below.

In this example, 8-bit data transmission/reception is performed 3 times by using UART0 and 24-bit port expansion is realized. Setting of UART0 is described below:

- Clock synchronous serial I/O mode: Transmission/Reception enable state
- Internal clock is selected. Transfer clock frequency is 1.66 MHz.
- LSB first

The control process is described below:

- ① Output "L" level from port P45. (Expansion I/O ports of M66010FP become floating state by this signal.)
- 2 Output "H" level from port P45.
- 3 Output "L" level from port P44.
- ④ Transmit/Receive 24-bit data by using UART0.
- ⑤ Output "H" level from port P44.

Figure 17.1.34 shows serial transfer timing between M37751 and M66010FP.




Fig. 17.1.33 Example of port expansion circuit using M66010FP




Fig. 17.1.34 Serial transfer timing between M37751 and M66010FP

# **MEMORANDUM**





18.1 EPROM mode 18.2 Usage precaution

In the PROM version, programming/reading to and from the built-in PROM can be performed by using a general-purpose PROM programmer and a programming adapter.

The PROM version has the following two types:

## One time PROM version

Programming to the PROM can be performed once.

This version is suitable for a small quantity of and various productions.

### ●EPROM version

Programming to the PROM can be performed repeatedly because a program can be erased by exposing the erase window on the top of the package to an ultraviolet light source.

This version can be used only for program development, evaluation only.

The PROM version have the same functions as the mask ROM version except that the former have a built-in PROM. Table 18.1.1 lists the product expansion of the PROM version.

Table 18.1.1 Product expansion of PROM version

Type name	PROM size	RAM size	
M37751E6C-XXXFP	One time DROM 40152 bytes	2048 bytes	
(M37751E6CFP)	One time PROM 49152 bytes		
M37751E6CFS	EPROM 49152 bytes		

18.1 EPROM mode

## 18.1 EPROM mode

The PROM version can select the normal operating mode which performs the same operation as that of the mask ROM version, or the EPROM mode which enables to program/read to/from the built-in PROM. When "L" level is input to the RESET pin, the PROM version enters the EPROM mode.

## 18.1.1 Pin description

Table 18.1.2 lists the pin description in the EPROM mode.

Table 18.1.2 Pin description in EPROM mode

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source input		Apply 5 V ± 10% to Vcc pin, and 0 V to Vss pin.
CNVss	V <sub>PP</sub> input	Input	Apply VPP level when programming or verifying.
BYTE			
RESET	Reset input	Input	Connect to Vss pin.
XIN	Clock input	Input	Connect a ceramic resonator or a quartz-crystal
			oscillator between XIN and XOUT pins. When an
Хоит	Clock output	Output	external generated clock is input, the clock must
			be input to XIN pin, and Xouт pin must be left open.
E	Enable output	Output	Open.
AVcc, AVss	Analog power source input		Connect AVcc pin to Vcc pin and AVss pin to Vss pin.
V <sub>REF</sub>	Reference voltage input	Input	Connect to Vss pin.
P00-P07	Address input (A <sub>0</sub> -A <sub>7</sub> )	Input	Input pins for A <sub>0</sub> -A <sub>7</sub> of addresses.
P10-P17	Address input (A8-A15)	Input	Input pins for A <sub>8</sub> -A <sub>15</sub> of addresses.
P20-P27	Data input/output (D <sub>0</sub> -D <sub>7</sub> )	I/O	I/O pins for data D <sub>0</sub> -D <sub>7</sub> .
P3 <sub>0</sub> -P3 <sub>3</sub>	Input port P3	Input	Connect to Vss pin.
P40-P47	Input port P4	Input	Connect to Vss pin.
P5 <sub>0</sub>	Control input	Input	P5 <sub>0</sub> functions as $\overline{\text{PGM}}$ input pin.
P5 <sub>1</sub>			P5 <sub>1</sub> functions as $\overline{\text{OE}}$ input pin.
P5 <sub>2</sub>			P5 <sub>2</sub> functions as $\overline{\text{CE}}$ input pin.
P53-P56	Input port P5		Connect to Vcc pin.
P5 <sub>7</sub>			Connect to Vss pin.
P60-P67	Input port P6	Input	Connect to Vss pin.
P70-P77	Input port P7	Input	
P80-P87	Input port P8	Input	

## 18.1 EPROM mode

## 18.1.2 Programming/reading

EPROM mode can perform programming/reading to and from the built-in PROM with the same manner as M5M27C101K. However, there is no device identification code. Accordingly, programming conditions must be set carefully. Perform the programming to addresses 14000<sub>16</sub> to 1FFFF<sub>16</sub>.

Table 18.1.3 lists the pin correspondence with M5M27C101K. Figure 18.1.1 shows the pin connections in EPROM mode. Table 18.1.4 lists the built-in PROM states in EPROM mode.

Table 18.1.3 Pin correspondence with M5M27C101K

	M37751E6C-XXXFP (M37751E6CFP) M37751E6CFS	M5M27C101K
Vcc	Vcc	Vcc
VPP input	CNVss, BYTE	VPP
Vss	Vss	Vss
Address input	P0, P1	A0-A15
Data I/O	P2	D0-D7
CE input	P52	CE
ŌĒ input	P51	ŌĒ
PGM input	P50	PGM

18.1 EPROM mode




Fig. 18.1.1 Pin connections in EPROM mode

## 18.1 EPROM mode

Table 18.1.4 Built-in PROM state in EPROM mode

Pin name Mode	CE	ŌĒ	PGM	VPP	Vcc	Data I/O
Read-out	VIL	VIL	X	5 V	5 V	Output
Output	VIL	ViH	X	5 V	5 V	Floating
disable	ViH	X	X	5 V	5 V	Floating
Program	VIL	ViH	VIL	12.5 V	6 V	Input
Program verify	VIL	VIL	VIH	12.5 V	6 V	Output
Program disable	ViH	ViH	Vih	12.5 V	6 V	Floating

X: It may be VIL or VIH.

## (1) Read

When  $\overline{CE}$  and  $\overline{OE}$  pins are set to "L" level and an address is input to address input pins, the data of the specified address, input address, is output externally from data I/O pins.

When CE and OE pins are set to "H" level, data I/O pins enter the floating state.

## (2) Program (Write)

When CE pin is set to "L" level and  $\overline{OE}$  pin is set to "H" level and  $\overline{VPP}$  level is applied to  $\overline{VPP}$  pin, programming to the built-in PROM becomes possible.

Input an address to address input pins and supply data to be programmed to data I/O pins in 8-bit parallel. In this condition, when  $\overline{PGM}$  pin is set to "L" level, the data is programmed at the specified address, input address, into the built-in PROM.

## (3) Erase (Possible only in EPROM version)

The contents of the built-in PROM is erased by exposing the glass window on top of the package to an ultraviolet light which has a wave length of 2537 Angstrom. The light must be 15 J/cm² or more.

18.1 EPROM mode

## 18.1.3 Programming algorithm of built-in PROM

- ① Set Vcc = 6 V, VPP = 12.5 V, and address to  $14000_{16}$ .
- 2 After applying a programming pulse of 0.2 ms, check whether data can be read or not.
- If the data cannot be read, apply a programming pulse of 0.2 ms again.
- 4 Repeat the procedure, which consists of applying a programming pulse of 0.2 ms and read check, until the data can be read. Additionally, record the number of applied pulses ( $\chi$ ) before the data has been read.
- ⑤ Apply  $\chi$  pulse (0.2 X  $\chi$  ms) (described in ④) as additional programming pulses.
- ® When this procedure (① to ⑤) is completed, increment the address and repeat the above procedure until the last address is reached.
- ② After programming to the last address, read data when Vcc = VPP = 5 V (or Vcc = VPP = 5.5 V).

Figure 18.1.2 shows the programming algorithm flowchart.



## 18.1 EPROM mode





Fig. 18.1.2 Programming algorithm flow chart

## 18.1.4 Electrical characteristics of programming algorithm

AC electrical characteristics (Ta = 25±5 °C, Vcc = 6±0.25 V, VPP = 12.5±0.3 V, unless otherwise noted)

			Limits			
Symbol	Parameter		Тур.	Max.	Unit	
tAS	Address setup time	2			μs	
toes	OE setup time	2			μs	
tDS	Data setup time	2			μs	
tAH	Address hold time	0			μs	
tDH	Data hold time	2			μs	
tDFP	Output floating delay time after OE	0		130	ns	
tvcs	Vcc setup time	2			μs	
tvps	VPP setup time	2			μs	
tPW	PGM pulse width	0.19	0.2	0.21	ms	
topw	Additional PGM pulse width	0.19		5.25	ms	
tCES	CE setup time	2			μs	
tOE	Data delay time after OE	A Valley		150	ns	

## Programming timing diagram



Switching characteristics measuring conditions

- ●Input voltage : VIL = 0.45 V, VIH = 2.4 V
- •Input signal rise/fall time (10 % 90 %) :  $\leq$  20 ns
- ●Reference voltage in timing measurement : Input/output "L" = 0.8 V, "H" = 2 V

## 18.2 Usage precaution

# 18.2 Usage precaution

### 18.2.1 Precautions on all PROM versions

- ●When programming to the built-in PROM, high voltage is required. Accordingly, be careful not to apply excessive voltage to the microcomputer. Furthermore, be especially careful during power-on.
- ●Noise gets in easily because the built-in PROM is wired directly from CNVss (VPP) pin. To prevent noise, the wiring of CNVss (VPP) pin is performed below. Figure 18.2.1 shows the wiring of CNVss (VPP) pin.

## <In single-chip or memory expansion mode>

Connect CNVss (VPP) pin to the microcomputer's Vss pin in the shortest possible distance.

If the wiring cannot be shortened, insert a resistor of about 5 kohms as close to CNVss (VPP) pin as possible. By way of this resistor, connect CNVss (VPP) pin to Vss pin.

## <n microprocessor mode>

Connect CNVss (VPP) pin to the microcomputer's Vcc pin in the shortest possible distance.




Figure 18.2.1 Wiring of CNVss (VPP) pin

## 18.2 Usage precaution

#### 18.2.2 Precautions on one time PROM version

One time PROM version shipped in a blank (M37751E6CFP), of which built-in PROM is programmed by users, is also provided.

For the microcomputer, a programming test and screening are not performed in the assembly process and the following processes. To improve their reliability after programming, we recommend to program and test as the flow shown in Figure 18.2.2 before use.




Fig. 18.2.2 Programming and test flow for One Time PROM version

## 18.2.3 Precautions on EPROM version

- ●Cover the transparent glass window with a shield or others during the read mode because exposing to sun light or fluorescent lamp can cause erasing the programmed data.
  - Be careful that the shield does not touch the EPROM lead pins.
  - A shield to cover the transparent window is available from Mitsubishi Electric Corporation.
- •Clean the transparent glass before erasing. There is a possibility that fingers' fat and paste disturb the passage of ultraviolet rays and affect badly the erasure capability.
- ●The EPROM version is a tool only for program development, evaluation only, and do not use it for the mass product run.

## **MEMORANDUM**



# CHAPTER 19 FLASH MEMORY VERSION

19.1 Parallel input/output mode 19.2 Serial input/output mode

In the flash memory version M37751F6CFP, to perform program, read, and erase operations for the built-in flash memory is possible. The M37751F6CFP has the same function as the mask ROM version except for the built-in flash memory (Note).

The M37751F6CFP can select the microcomputer mode, which is performed the same operation as the mask ROM version, or the flash memory mode, which enables to access to the built–in flash memory. When inputting "L" level to the RESET pin, the M37751F6CFP enters the flash memory mode. In the flash memory mode, there are two modes: the parallel input/output mode and the serial input/output mode.

Note: Ports P45 and P46 peripheral circuits are different from those of mask ROM version.




Fig. 19.1.1 Operation mode for flash memory version




Fig. 19.1.2 Ports P45 and P46 peripheral circuit (flash memory version)

19.1 Parallel input/output mode

# 19.1 Parallel input/output mode

The built-in flash memory can be accessed by using a general purpose ROM programmer in the parallel I/O mode. In this mode, the read-only mode or the read/write mode (software command control mode) can be selected as the built-in flash memory mode with the voltage applied to the VPP (CNVss) pin.



# 19.1 Parallel input/output mode

## 19.1.1 Pin description

Table 19.1.1 lists the pin description in the parallel I/O mode.

Table 19.1.1 Pin description in parallel I/O mode

Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5 V ±10 % to Vcc pin and 0 V to Vss pin.
CNVss	V <sub>PP</sub> input	Input	[Read-only mode]
			Supply Vcc to Vcc +1.0 V.
			[Read/write mode]
			Supply 12 V ±5 %.
ВҮТЕ	External data bus width select input	Input	Connect to Vss pin.
RESET	Reset input	Input	Connect to Vss pin.
XIN	Clock input	Input	Connect a ceramic resonator or quartz-crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> pins. When using an external
Хоит	Clask sytait	Output	clock, the clock source must be input to X <sub>IN</sub> pin and
7001	Clock output	Output	Xout pin must be left open.
Ē	Enable output	Output	Left open.
AVcc	Analog supply input	Output	Connect to Vcc pin.
AVss	Analog Supply Input		Connect to Vss pin.
V <sub>REF</sub>	Reference voltage input	Input	Connect to Vss pin.
P0 <sub>0</sub> –P0 <sub>7</sub>	Address input A <sub>0</sub> to A <sub>7</sub>	Input	These are address A <sub>0</sub> -A <sub>7</sub> input pins.
P10-P17	Address input A <sub>8</sub> to A <sub>15</sub>	Input	These are address A <sub>8</sub> -A <sub>15</sub> input pins.
P20-P27	Data input/output D <sub>0</sub> to D <sub>7</sub>	Input/Output	These are data D₀-D₁ input/output pins.
P3 <sub>0</sub> –P3 <sub>3</sub>	Input port P3	Input	Connect to Vss pin.
P40, P41	Input port P4	Input	Connect to Vss pin.
P4 <sub>2</sub>			Left open.
P43 to P47			Connect to Vss pin.
P5 <sub>0</sub>	Control signal input	Input	This is WE signal input pin.
P5 <sub>1</sub>			This is OE signal input pin.
P5 <sub>2</sub>			This is CE signal input pin.
P5 <sub>3</sub>	Input port P5	_	Connect to Vcc pin.
P5 <sub>4</sub>	Address input A <sub>16</sub>	_	This is address A <sub>16</sub> input pin.
P55 to P57	Input port P5		Connect to Vss pin.
P6 <sub>0</sub> to P6 <sub>7</sub>	Input port P6	Input	Connect to Vss pin.
P7 <sub>0</sub> to P7 <sub>7</sub>	Input port P7	Input	
P8 <sub>0</sub> to P8 <sub>7</sub>	Input port P8	Input	

## 19.1 Parallel input/output mode

## 19.1.2 Access to built-in flash memory

In the parallel I/O mode, the built–in flash memory can be accessed with the same operation as CMOS flash memory M5M28F101. However, because the built–in flash memory has a capacity of 48 Kbytes, use addresses  $04000_{16}$  to  $0FFFF_{16}$  for programming and write "FF<sub>16</sub>" to addresses  $00000_{16}$  to  $03FFF_{16}$  and  $10000_{16}$  to  $1FFFF_{16}$ . The M37751F6CFP does not contain a facility to read out a device identification code by applying a high voltage to  $A_9$  (P1<sub>1</sub>) pin. Do not erratically set program conditions etc..

Table 19.1.2 lists the pin correspondence of the M37751F6CFP and the M5M28F101.

Figure 19.1.3 shows the pin connection in the parallel I/O mode.

Table 19.1.2 Pin correspondence of M37751F6CFP and M5M28F101 (parallel I/O mode)

	M37751F6CFP	M5M28F101
Vcc	Vcc	Vcc
V <sub>PP</sub> input	CNVss	V <sub>PP</sub>
Vss	Vss	Vss
Address input	P0, P1, P5 <sub>4</sub>	A <sub>0</sub> to A <sub>16</sub>
Data I/O	P2	Do to D7
CE signal input	P5 <sub>2</sub>	CE
OE signal input	P5 <sub>1</sub>	OE
WE signal input	P5 <sub>0</sub>	WE

## 19.1 Parallel input/output mode




Fig. 19.1.3 Pin connection in parallel I/O mode

## 19.1 Parallel input/output mode

## 19.1.3 Read-only mode

When connecting shown in Figure 19.1.3 and V<sub>PP</sub>L level is applied to the V<sub>PP</sub> pin, the built–in flash memory operates at the read–only mode. In the read–only mode, the built–in flash memory becomes read, output disable, or standby state depending on the control signals. In this mode, the contents of the built–in flash memory can be read. Table 19.1.3 lists the states of the built–in flash memory.

Table 19.1.3 States of control signals and built-in flash memory in read-only mode

State	CE	ŌĒ	WE	V <sub>PP</sub>	Data I/O
Read	VıL	VıL	ViH	V <sub>PP</sub> L	Output
Output disable	VıL	ViH	ViH	V <sub>PP</sub> L	Floating
Standby	ViH	×	×	V <sub>PP</sub> L	Floating

Note: X can be VIL or VIH.

## (1) Read

When inputting the address of a memory location to be read and the control signals at the timing shown in Figure 19.1.4, data of the specified address (input address) is output to an external.




Fig. 19.1.4 Read timing

## 19.1 Parallel input/output mode

## (2) Output disable

The microcomputer enters the read disable state.

## (3) Standby

The microcomputer enters the power-saving state and the supply current decreases.



## 19.1 Parallel input/output mode

## 19.1.4 Read/write (software command control) mode

When connecting shown in Figure 19.1.3 and  $V_{PP}H$  level is applied to the  $V_{PP}$  pin, the built–in flash memory operates at the read/write mode. In the read/write mode, the built–in flash memory becomes read, output disable, standby or program state depending on the control signals. In this mode, program, read, and erase operations can be performed to the built–in flash memory. Table 19.1.4 lists the states of the built–in flash memory.

Table 19.1.4 States of control signals and built-in flash memory in read/write mode

State	CE	ŌE	WE	V <sub>PP</sub>	Data I/O
Read	Vıl	VıL	ViH	VppH	Output
Output disable	VıL	Vih	VIH	VppH	Floating
Standby	ViH	×	×	VppH	Floating
Program	Vıl	ViH	VıL	VppH	Input

Notes 1: X can be VIL or VIH.

2: Refer to "(5) Software command" for read and write states.

## (1) Read

When executing the read command or program verify command etc., the read mode is used. (Refer to "(5) Software command.")

## (2) Output disable

The microcomputer enters the read disable state.

## (3) Standby

The microcomputer enters the power-saving state and the supply current decreases.

## (4) Program

When inputting the command code or program data etc., the program mode is used. (Refer to "(5) Software command.")

## 19.1 Parallel input/output mode

## (5) Software command

In the read/write mode, the built-in flash memory is accessed by input (execution) of the software command.

Table 19.1.5 lists the software command. The software command is executed by data input/output in the first and second cycles. The command code is input to select the operation of the built–in flash memory in the first cycle. The data etc. are input/output in the second cycle.

The following explains each software command.

Table 19.1.5 Software command and input/output information

Software command		First cycle	Second cycle		
John Ware Communication	Address input	Data (command code) input Address inp		Data I/O	
Read	×	0016	Read address	Read data output	
Program	×	4015	Program address	Program data input	
Program verify	×	C0 <sub>16</sub>	×	Verify data output	
Erase	×	2016	X	20 <sub>16</sub> (command code) input	
Erase verify	Verify address	A0 <sub>16</sub>	X	Verify data output	
Reset	×	FF <sub>16</sub>	×	FF <sub>16</sub> (command code) input	
Device identification	×	9016	ADI	DDI output	

Note: X can be V<sub>IL</sub> or V<sub>IH</sub>.

ADI (Device identification address): Manufacture's code 0000016; device code 0000116

DDI (Device identification data): Manufacture's code 1C<sub>16</sub>; device code DO<sub>16</sub>

## 19.1 Parallel input/output mode

#### Read command

Figure 19.1.5 shows the read command execution timing.

The command code is latched into the internal command latch at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "00<sub>16</sub>" in the first cycle.

The data of the specified address (input address) is output to an external by inputting the address and control signals in the second cycle.

The read command code which is latched into the command latch is retained until any other command code is latched into the command latch. Accordingly, when the second cycle input over again after the read command code is input in the first cycle, the read command is executed over again.

The read command code is latched into the command latch after power-on.




Fig. 19.1.5 Read command execution timing

**Note:** When executing any command other than the read command, input the command code (input from the first cycle) each time the execution.

# 19.1 Parallel input/output mode

## Program command

Figure 19.1.6 shows the program command and the program verify command execution timing. The command code is latched into the internal command latch at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "4016" in the first cycle.

The address is latched into the internal at the falling edge of the WE signal and the data is latched at the rising edge of the WE signal by inputting the address, data, and control signals in the second cycle.

The program is started at the rising edge of the WE signal in the second cycle and the input data is programmed to the specified address (input address) within 10  $\mu$ s as measured by its internal timer. Programming is performed by the byte unit.

**Note:** Be sure to execute a program verify command after executing the program command. If this verification fails, execute repeatedly the program command and the program verify command until the verification passes. (Refer to "19.1.6 Program/erase algorithm flow chart.")

## Program verify command

This command is executed to verify the program data after executing the program command. The command code is latched into the internal command latch at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "C0<sub>16</sub>" in the first cycle.

The data of the address where the program command is executed is output to an external by inputting the control signals in the second cycle.

Since the address is internally latched when the program command is executed, there is no need to input it when the program verify command is executed.

19.1 Parallel input/output mode




Fig. 19.1.6 Program command and program verify command execution timing

## 19.1 Parallel input/output mode

#### Erase command

Figure 19.1.7 shows the erase command and the erase verify command execution timing. The command code is latched into the internal command latch at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "20<sub>16</sub>" in the first cycle.

The command code is latched into the internal command latch again at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "2016" again in the second cycle. The erase operation is started at the rising edge of the  $\overline{\text{WE}}$  signal in the second cycle, and the built-in flash memory contents are collectively erased within 9.5 ms as measured by the internal timer

Write "0016" to all the built-in flash memory area before executing the erase command.

Note: Be sure to execute a erase verify command after executing the erase command. If this verification fails, execute repeatedly the erase command and the erase verify command until the verification passes. (Refer to "19.1.6 Program/erase algorithm flow chart.")

When executing again the erase command after executing the erase verify command and the verification fails, there is no need to write "0016" to the built-in flash memory.

## Erase verify command

This command is executed to verify whether or not all contents of the built-in flash memory have been erased after executing the erase command.

The address is latched internally at the falling edge of the WE signal by inputting the address, the control signals, and the command code "A016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE signal.

The data of the specified address (input address) is output to an external by inputting the control signals in the second cycle.

19.1 Parallel input/output mode




Fig. 19.1.7 Erase command and erase verify command execution timing

### 19.1 Parallel input/output mode

#### Reset command

This command is used to stop executing of program or erase safely after inputting the program or erase command code that is, after the command code is latched into the internal command latch in the first cycle.

Figure 19.1.8 shows the reset command execution timing.

When inputting the control signals and the command code "FF<sub>16</sub>" in the first cycle after the program or erase command code is latched into the command latch, the command code is latched into the internal command latch at the rising edge of the WE signal.

When inputting the control signals and command code "FF16" again in the second cycle, the command latch is cleared to "0016" and becomes the state where the read command code is latched. Then, program or erase is not executed. (The contents of the built–in flash memory is not changed.)




Fig. 19.1.8 Reset command execution timing

### 19.1 Parallel input/output mode

#### Device identification command

Figure 19.1.9 shows the device identification command execution timing.

The command code is latched into the internal command latch at the rising edge of the  $\overline{\text{WE}}$  signal by inputting the control signals and the command code "90<sub>16</sub>" in the first cycle.

The manufacture's code "1C<sub>16</sub>" (i.e., MITSUBISHI) is output externally when inputting an address "00000<sub>16</sub>" and the control signals in the second cycle. The device code "D0<sub>16</sub>" (i.e., 1M-bit flash memory) is output externally when inputting an address "00001<sub>16</sub>" and the control signals.




Fig. 19.1.9 Device identification command execution timing

## 19.1 Parallel input/output mode

#### 19.1.5 Electrical characteristics

DC electrical characteristics (Ta = 25 °C, Vcc = 5 V±10%, unless otherwise noted)

Symbol	Doromotor	Test conditions		I Incid		
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
I <sub>SB1</sub>		Vcc = 5.5 V, <u>CE</u> = V <sub>IH</sub>			1	mΑ
I <sub>SB2</sub>	Vcc supply current (at standby)	Vcc = 5.5 V,			100	μΑ
		CE = Vcc±0.2 V			100	μπ
Icc1	Vcc supply current (at read)	$Vcc = 5.5 \text{ V}, \overline{CE} = VIL,$			30	mΑ
	vec supply culterit (at read)	$t_{RC} = 150 \text{ ns}, lout = 0 mA$			30	, \
Icc2	Vcc supply current (at program)	VPP = VPPH			30	mA
Іссз	Vcc supply current (at erase)	VPP = VPPH			30	mΑ
		0 ≤ V <sub>PP</sub> ≤ Vcc+1.0 V			10	μΑ
PP1	V <sub>PP</sub> supply current (at read)	VPP = VPPH			100	μΑ
		VPP = VPPH			100	μΑ
PP2	V <sub>pp</sub> supply current (at program)	VPP = VPPH			30	mΑ
<b>І</b> РР3	V <sub>pp</sub> supply current (at erase)		Contract of the Contract of th		30	mA
$V_{PP}L$	V <sub>PP</sub> supply voltage (read-only mode)		Vcc		Vcc+1.0	V
$V_{PP}H$	V <sub>pp</sub> supply voltage (read/write mode)	-	11.4	12.0	12.6	V

Note: V<sub>IH</sub>/V<sub>IL</sub>, V<sub>OH</sub>/V<sub>OL</sub>, and I<sub>IH</sub>/I<sub>IL</sub> for the control input, address input, and data input/output pins conform to standards for microcomputer modes (memory expansion and microprocessor modes).

AC electrical characteristics (Ta = 25 °C, Vcc = 5 V±10%, unless otherwise noted)

#### Read-only mode

Symbol			Limits		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read cycle time	150		ns	
ta(AD)	Address access time		150	ns	
ta(CE)	CE access time		150	ns	
ta(OE)	OE access time		55	ns	
tclz	Output enable time (after CE)	0		ns	
tolz	Output enable time (after OE)	0		ns	
<b>t</b> DF	Output floating time (after OE)		35	ns	
tон	Output efficiency time (after CE, OE, address)			ns	
twrr	Write recovery time (before read)			μs	

### 19.1 Parallel input/output mode


Read/wi	rite	mode

Symbol	D	Lim	Unit	
Syllibol	Parameter	Min.	Max.	Offic
twc	Write cycle time	150		ns
tas	Address setup time	0		ns
<b>t</b> AH	Address hold time	60		ns
tos	Data setup time	50		ns
<b>t</b> DH	Data hold time	10		ns
twrr	Write recovery time (before read)	6		μs
trrw	Read recovery time (before write)	0		μs
tcs	CE setup time	20		ns
tсн	CE hold time	0		ns
twp	Write pulse time	60		ns
twph	Write pulse waiting time	20		ns
<b>t</b> DP	Program time	10		μs
<b>t</b> DE	Erase time	9.5		ms
tvsc	VPP setup time	1		μs

Note: The read timing is same as the read only mode.

### 19.1 Parallel input/output mode

#### 19.1.6 Program/erase algorithm flow chart



19.2 Serial input/output mode

### 19.2 Serial input/output mode

In the serial I/O mode, the contents of the built-in flash memory can be reprogrammed with the state mounting the microcomputer on the board.

#### 19.2.1 Pin description

Table 19.2.1 lists the pin description in the serial I/O mode.



## 19.2 Serial input/output mode

Table 19.2.1 Pin description in serial I/O mode

Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5 V ±10 % to Vcc pin and 0 V to Vss pin.
CNVss	VPP input	Input	Supply 12 V ±5 %.
BYTE	External data bus width	Input	Connect to Vss pin or Vcc pin.
	select input		
RESET	Reset input	Input	Connect to Vss pin.
XIN	Clock input	Input	Connect a ceramic resonator or quartz-crystal oscillator
			between X <sub>IN</sub> and X <sub>OUT</sub> pins. When using an external
Хоит	Clock output	Output	clock, the clock source must be input to X <sub>IN</sub> pin and
			Xоит pin must be left open.
Ē	Enable output	Output	"H" level is output.
AVcc	Analog supply input		Connect to Vcc pin.
AVss			Connect to Vss pin.
V <sub>REF</sub>	Reference voltage input	Input	Input level between Vss and Vcc or open.
P0 <sub>0</sub> –P0 <sub>7</sub>	Input port P0	Input	Input "H" or "L" level, or open.
P1 <sub>0</sub> –P1 <sub>7</sub>	Input port P1	Input	
P20-P27	Input port P2	Input	
P3 <sub>0</sub> –P3 <sub>3</sub>	Input port P3	Input	
P4 <sub>0</sub>	Input port P4	Input	Input "H" or "L" level, or open.
P4 <sub>1</sub>	-		
P4 <sub>2</sub>			Clock $\phi_1$ is output.
P4 <sub>3</sub>		4	Input "H" or "L" level, or open.
P4 <sub>4</sub>	BUSY output	Output	This pin is BUSY signal output.
P4 <sub>5</sub>	SDA I/O	I/O	This pin is serial data I/O.
P4 <sub>6</sub>	SCLK input	Input	This pin is serial clock input.
P4 <sub>7</sub>	Input port P4		Input "H" or "L" level, or open.
P5 <sub>0</sub>	Input port P5	Input	Input "H" or "L" level, or open.
P5 <sub>1</sub>	Control signal input		This pin is OE signal input.
P5 <sub>2</sub> to P5 <sub>7</sub>	Input port P5		Input "H" or "L" level, or open.
P6 <sub>0</sub> to P6 <sub>7</sub>	Input port P6	Input	Input "H" or "L" level, or open.
P7 <sub>0</sub> to P7 <sub>7</sub>	Input port P7	Input	
P8 <sub>0</sub> to P8 <sub>7</sub>	Input port P8	Input	

19.2 Serial input/output mode

#### 19.2.2 Access to built-in flash memory

Figure 19.2.1 shows the pin connection in the serial I/O mode.

When inputting "H" level to the SDA ( $P4_5$ ), SCLK ( $P4_6$ ), and OE signal input ( $P5_1$ ) pins, and after that, applying the  $V_{PP}H$  level to the  $V_{PP}$  ( $CNV_{SS}$ ), the built–in flash memory operates in the serial I/O mode. The software command, address, and data required for operation of the built–in flash memory are input/output by the clock synchronous serial transfer in this mode. The software command, address, and program data are taken from SDA pin to the inside synchronously with the rising edge of the serial clock inputting to SCLK pin. The read data, verify data, and error code are externally output from SDA pin synchronously with the falling edge of the serial clock. The transfer is performed at 8-bit length and LSB first.

In the serial I/O mode, the built-in flash memory is accessed by inputting (execution) of the software command. Table 19.2.2 lists the software command. To execute the software command requires twice or four times of the transfer. In the first transfer, the command code is input for selecting the built-in flash memory's operation. In the second to fourth transfer, address and data etc. are input/output. Each software command is described below.

As the capacity of the built-in flash memory is 48 Kbytes, specify addresses 4000<sub>16</sub> to FFFF<sub>16</sub>. If the addresses except addresses 4000<sub>16</sub> to FFFF<sub>16</sub> are specified, the error occurs.

Table 19.2.2 Software command and input/output information

		•			
Software command	First transfer (command code input)	Second transfer	Second transfer Third transfer		
		Low-order 8 bits of	High-order 8 bits of	D 1 1-1 1- 1	
Read	0016	read address input	read address input	Read data output	
Dr	40	Low-order 8 bits of	High-order 8 bits of	Program data input	
Program	4016	program address input	program address input	Frogram data mpu	
Program verify	C0 <sub>16</sub>	Verify data output			
A.uta araaa	20	30 <sub>16</sub> (command			
Auto erase	30 <sub>16</sub>	code) input			
Error check	8016	Error code output			

### 19.2 Serial input/output mode




Fig. 19.2.1 Pin connection in serial I/O mode

### 19.2 Serial input/output mode

#### Read command

Figure 19.2.2 shows the read command execution timing.

The command code "0016" is input at the first transfer.

The low-order 8 bits and the high-order 8 bits are input at the second and third transfer.

When setting "L" level to the  $\overline{OE}$  signal, the data of the specified address (input address) is read out and latched up to the internal data latch.

When returning "H" level to the  $\overline{OE}$  signal and inputting the serial clock, the data which is latched up to the data latch is output externally.




Fig. 19.2.2 Read command execution timing

### 19.2 Serial input/output mode

#### Program command

Figure 19.2.3 shows the program command execution timing.

The command code "4016" is input at the first transfer.

The low-order 8 bits and the high-order 8 bits of the address are input at the second and third transfer.

The data is input at the forth transfer.

Programming is started at the last rising edge of the forth transfer serial clock and the BUSY signal becomes "H" level. The input data is programmed to the specified address (input address) within 10 µs as measured by the built-in timer and the BUSY signal becomes "L" level. Programming is performed by the byte unit.

**Note:** Be sure to execute a program verify command after executing the program command. If this verification fails, execute repeatedly the program and program verify commands until the verification passes. (Refer to "19.2.4 Program algorithm flow chart.")




Fig. 19.2.3 Program command execution timing

### 19.2 Serial input/output mode

#### Program verify command

Figure 19.2.4 shows the program verify command execution timing.

This command is executed to verify data of address where the program command has been executed after executing the program command.

The command code "CO<sub>16</sub>" is input at the first transfer.

When setting the  $\overline{OE}$  signal to "L" level, data of address where the program command has been executed is read out and latched to the internal data latch.

When returning the OE signal to "H" level and inputting the serial clock, the data which is latched to the data latch is output externally.

Since the address is internally latched when the program command is executed, there is no need to input it when the program verify command is executed.




Fig. 19.2.4 Program verify command execution timing

### 19.2 Serial input/output mode

#### Auto erase command

Figure 19.2.5 shows the auto erase command execution timing.

The command code "3016" is input at the first transfer.

The command code "3016" is input again at the second transfer.

Erasing is started at the last rising edge of the second transfer serial clock and the BUSY signal becomes "H" level. The BUSY signal becomes "L" by erasing all the contents of the built-in flash memory.

**Note:** When executing the auto erase command once, "erase → erase verify" is performed repeatedly internally and automatically after programming "00<sub>16</sub>" to all memory area until erasing all the contents of the built–in flash memory.

Accordingly, erasing is completed by executing the auto erase command once.




Fig. 19.2.5 Auto erase command execution timing

### 19.2 Serial input/output mode

#### Error check command

Figure 19.2.6 shows the error check command execution timing.

The command code "80<sub>16</sub>" is input at the first transfer.

When inputting the serial clock, the error information is output externally.

When an error occurs, the serial communication circuit sets the corresponding error flag to "1" and stops operating, and the serial clock and data are not accepted (even including an error check command). Accordingly, apply the  $V_{PP}L$  level to the  $V_{PP}$  pin to clear the serial I/O mode and then apply the  $V_{PP}H$  level again to select the serial I/O mode and initialize the serial communication circuit. The error information is output when first executing the error check command after initializing. Figure 19.2.7 shows the error information.

The error flag becomes "0" by executing the error check command. Be sure to execute the error check command because the error flag is undefined after power—on.




Fig. 19.2.6 Error check command execution timing

### 19.2 Serial input/output mode




Fig. 19.2.7 Error information

### 19.2 Serial input/output mode

#### 19.2.3 Electrical characteristics

DC electrical characteristics (Ta = 25 °C,  $V_{CC}$  = 5  $V\pm10\%$ ,  $V_{PP}$  = 12  $V\pm5\%$ , unless otherwise noted)

Symbol	Doromotor	Test conditions		Linit		
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
	Voc supply surrent (at road)	Vcc = 5.5  V,  twr = 320  ns,			0	•
Icc1	Vcc supply current (at read)	$I_{out} = 0 \text{ mA}$			30	mA
Icc2	Vcc supply current (at program)				30	mΑ
Іссз	Vcc supply current (at erase)				30	mΑ
I <sub>PP1</sub>	VPP supply current (at read)				100	μΑ
I <sub>PP2</sub>	VPP supply current (at program)				30	mΑ
I <sub>PP3</sub>	V <sub>PP</sub> supply current (at erase)				30	mΑ
VppH	VPP supply voltage (at serial I/O mode)		11.4	12.0	12.6	V

Note: VIH/VIL, VOH/VOL, and IIH/IIL for the control signal input, BUSY output, SDA I/O, and SCLK input pins conform to standards for microcomputer modes.

AC electrical characteristics (Ta = 25 °C, Vcc = 5 V±10%, VPP = 12 V±5%, f(XIN) = 40 MHz, unless otherwise noted)

Symbol	Danamatan	Lim	iits	Unit
Cyllibol	Parameter	Min.	Max.	Offic
tсн	Serial transmission interval time	400 (Note 1)		ns
tcr	Read waiting time after transmission	400 (Note 1)		ns
twr	Read pulse width	320 (Note 2)		ns
trc	Transfer waiting time after read	400 (Note 1)		ns
tcrpv	Waiting time before program verify	6		μs
twp	Programming time		10	μs
<b>t</b> PC	Transfer waiting time after programming	400 (Note 1)		ns
tec	Transfer waiting time after erase	400 (Note 1)		ns
tc(ck)	SCLK input cycle time	250		ns
tw(ckh)	SCLK "H" pulse width	100		ns
tw(CKL)	SCLK "L" pulse width	100		ns
tr(CK)	SCLK rise time	20		ns
t <sub>f(CK)</sub>	SCLK fall time	20		ns
td(C-Q)	SDA output delay time	0	90	ns
th(C-Q)	SDA output hold time	0		ns
th(C-E)	SDA output hold time (only the 8th bit)	120 (Note 3)	200 (Note 4)	ns
tsu(D-C)	SDA input setup time	30		ns
th(C-D)	SDA input hold time	90		ns

**Notes 1:** When  $f(X_{IN}) = 25$  MHz or less, calculate the minimum value as the following formula 1.

Formula 1 :  $\frac{1 \times 10}{f(X_{IN})} \times 10^9$ 

2: When  $f(X_{IN}) = 25$  MHz or less, calculate the minimum value as the following formula 2.

Formula 2 :  $\frac{1 \times 8}{f(X_{IN})} \times 10^9$ 

3: When  $f(X_{IN}) = 25$  MHz or less, calculate the minimum value as the following formula 3.


Formula 3 :  $\frac{1 \times 3}{f(X_{IN})} \times 10^9$ 

**4:** When  $f(X_{IN}) = 25$  MHz or less, calculate the maximum value as the following formula 4.

Formula 4 :  $\frac{1 \times 5}{f(X_{IN})} \times 10^9$ 

### 19.2 Serial input/output mode


### **Timing**



Test conditions

•Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$ •Input timing voltage :  $V_{IL} = 0.2 \text{ V}_{CC}$ ,  $V_{IH} = 0.8 \text{ V}_{CC}$ 

#### 19.2.4 Program algorithm flow chart



19.2 Serial input/output mode

**MEMORANDUM** 



# APPENDIX

- Appendix 1. Memory assignment
- Appendix 2. Memory assignment in SFR area
- Appendix 3. Control registers
- Appendix 4. Package outlines
- Appendix 5. Example for processing unused pins
- Appendix 6. Hexadecimal instruction code table
- Appendix 7. Machine instructions
- Appendix 8. Examples of noise immunity improvement
- Appendix 9. Q & A

## **Appendix 1. Memory assignment**

1. During single-chip mode




Fig. 1. Memory assignment during single-chip mode

#### 2. During memory expansion mode




Fig. 2. Memory assignment during memory expansion mode

## **APPENDIX**

### Appendix 1. Memory assignment

### 3. During microprocessor mode




Fig. 3. Memory assignment during microprocessor mode

## Appendix 2. Memory assignment in SFR area

#### Access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid data.

RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid data. It is impossible to read the bit state.

: Nothing is assigned. It is impossible to read the bit state. The written value is ignored.

### State immediately after a reset

0: "0" immediately after a reset.


1: "1" immediately after a reset.

?: Undefined immediately after a reset.

0 : Always "0" at reading

: Always undefined at reading

: "0" immediately after a reset. Fix this bit to "0."



#### Access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid data. RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid data. It is impossible to read the bit state.

: Nothing is assigned. It is impossible to read the bit state. The written value is ignored.

### State immediately after a reset

0: "0" immediately after a reset.


1: "1" immediately after a reset.

?: Undefined immediately after a reset.

0 : Always "0" at reading

: Always undefined at reading

: "0" immediately after a reset. Fix this bit to "0."



#### Access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid data. RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid data. It is impossible to read the bit state.

: Nothing is assigned. It is impossible to read the bit state. The written value is ignored.

#### State immediately after a reset

0: "0" immediately after a reset.

1: "1" immediately after a reset.

?: Undefined immediately after a reset.

0 : Always "0" at reading

: Always undefined at reading

: "0" immediately after a reset. Fix this bit to "0."

Address	Register name	Access characteristics	State immediately after a reset
		b7 b0	b7 b0
4016	Count start register	RW	0016
<b>41</b> 16			?
<b>42</b> 16	One-shot start register	WO	? 000000
4316			?
4416	Up-down register	WO RW	0 0 0 0 0 0 0 0
4516			?
<b>46</b> 16	Timer A0 register	*	?
<b>47</b> 16	Tillel Ao register	*	?
4816	Timer A1 register	*	?
4916	Timer At register	*	?
4A16	Timer A2 register	*	?
4B <sub>16</sub>	Timer Az register	*	?
4C <sub>16</sub>		*	?
4D <sub>16</sub>	Timer A3 register	*	?
4E <sub>16</sub>		*	?
4F16	Timer A4 register	*	?
5016		*	?
<b>51</b> 16	Timer B0 register	*	?
<b>52</b> 16		*	?
5316	Timer B1 register	*	?
<b>54</b> 16		*	?
5516	Timer B2 register	*	?
<b>56</b> 16	Timer A0 mode register	RW	0016
<b>57</b> 16	Timer A1 mode register	RW	0016
<b>58</b> 16	Timer A2 mode register	RW	0016
5916	Timer A3 mode register	RW	0016
5A16	Timer A4 mode register	RW	0016
5B <sub>16</sub>	Timer B0 mode register	RW * RW	0 0 ? ? 0 0 0 0
5C <sub>16</sub>	Timer B1 mode register	RW * RW	0 0 ? ? 0 0 0 0
5D <sub>16</sub>	Timer B2 mode register	RW * RW	0 0 ? ? 0 0 0 0
5E16	Processor mode register 0	RW WORW * RW	0 0 0 0 0 * 0
5F16	Processor mode register 1	RW	0 0 0 0 0 0

<sup>\*</sup> The access characteristics at addresses 4616 to 4F16 varies according to Timer A's operating mode. (Refer to "Chapter 5. TIMER A.")

<sup>\*</sup> The access characteristics at addresses 5016 to 5516 varies according to Timer B's operating mode. (Refer to "Chapter 6. TIMER B.")

<sup>\*</sup> The access characteristics of bit 5 at addresses 5B16 to 5D16 varies according to Timer B's operating mode. (Refer to "Chapter 6. TIMER B.")

<sup>\*</sup> The access characteristics of bit 1 at address 5E<sub>16</sub> and its state immediately after a reset vary according to the voltage level supplied to the CNVss pin. (Refer to section "2.5 Processor modes.")

### Appendix 2. Memory assignment in SFR area

#### Access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid data.

RO: It is possible to read the bit state at reading. The written value becomes invalid. WO: The written value becomes valid data. It is impossible to read the bit state.

: Nothing is assigned. It is impossible to read the bit state. The written value is ignored.

### State immediately after a reset

0: "0" immediately after a reset.

1: "1" immediately after a reset.

?: Undefined immediately after a reset.

0 : Always "0" at reading

: Always undefined at reading

: "0" immediately after a reset. Fix this bit to "0."


Addres	s Register name	Access characteristics St b0 b7					State <sub>b7</sub>	imme	ediate	ely a	fter a	a res	set b0			
6016	Watchdog timer register			(	Not	te 1	)		]			? (N	ote 2	2)		
<b>61</b> 16	Watchdog timer frequency select register							RW		- Agran		?				0
6216										The same	1		?			
<b>63</b> 16									€.				?			
<b>64</b> 16									7	and of			?			
<b>65</b> 16								and the same	3				?			
<b>66</b> 16													?			
<b>67</b> 16													?			
6816								$\sim$					?			
6916						200	1						?			
<b>6A</b> 16					1								?			
<b>6B</b> 16					1								?			
6C <sub>16</sub>			m)		$\vee$								?			
6D <sub>16</sub>		1											?			
<b>6E</b> 16				<u> </u>									?			
<b>6F</b> 16		(	>										?			
	A-D conversion interrupt control register						R۷	<u>V</u>			?		?	0	0	0
<b>71</b> 16	UART0 transmit interrupt control register						RV	V			?		0	0	0	0
<b>72</b> 16	UART0 receive interrupt control register						RV	V			?		0	0	0	0
7316	UART1 transmit interrupt control register						R۷	V			?		0	0	0	0
<b>74</b> 16	UART1 receive interrupt control register						RV	V			?		0	0	0	0
<b>75</b> 16	Timer A0 interrupt control register						RV	V			?		0	0	0	0
<b>76</b> 16	Timer A1 interrupt control register						RV				?		0	0	0	0
<b>77</b> 16	Timer A2 interrupt control register		_				RV				?		0	0	0	0
<b>78</b> 16	Timer A3 interrupt control register		_				RV	V			?		0	0	0	0
7916	Timer A4 interrupt control register		_				RV	V			?		0	0	0	0
<b>7A</b> 16	Timer B0 interrupt control register						RV				?		0	0	0	0
7B <sub>16</sub>	Timer B1 interrupt control register		_				R۷	V			?		0	0	0	0
7C <sub>16</sub>	Timer B2 interrupt control register						RV	V			?		0	0	0	0
7D16	INT <sub>0</sub> interrupt control register						W			?	0	0	0	0	0	0
<b>7E</b> 16	INT <sub>1</sub> interrupt control register						W			?	0	0	0	0	0	0
<b>7F</b> 16	INT2 interrupt control register					R	W			?	0	0	0	0	0	0

**Notes 1:** By writing dummy data to address 6016, a value "FFF16" is set to the watchdog timer. The dummy data is not retained anywhere.

2: The value "FFF16" is set tot the watchdog timer. (Refer to "Chapter 9. WATCHDOG TIMER.")

### Appendix 3. Control registers

The register structure of each control register assignment in the SFR area are shown on the following pages. The view of the register structure is described below.



0 : Set to "0" at writing.1 : Set to "1" at writing.

X : Ignored depending on the specific mode or state. It may be either "0" or "1."

: Nothing is assigned.

**\***2

0 : "0" immediately after a reset.
1 : "1" immediately after a reset.

Undefined : Undefined immediately after a reset.

**\***3

RW: It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid. Accordingly, the written

value may be "0" or "1."

WO : The written value becomes valid. It is impossible to read the bit state. The value is undefined at reading.

However, when ["0" is at reading"] is indicated in the "Function" or "Note" column, the bit is always "0" at

reading. (See \*4 above.)


: It is impossible to read the bit state. The value is undefined at reading.

However, when ["0" is at reading"] is indicated in the "Function" or "Note" column, the bit is always "0" at

reading. (See \*4 above.)


The written value becomes invalid. Accordingly, the written value may be "0" or "1."

#### Port Pi register



Note: Bits 7 to 4 of the port P3 register cannot be written and are fixed to "0" at reading.

### Port Pi direction register



Note: Bits 7 to 4 of the port P3 direction register cannot be written and are fixed to "0" at reading.

## A-D control register 0


67 66 65 64 63 62 61 60 A-I	O contr	ol register 0 (Address 1E <sub>16</sub> )			
	Bit	Bit name	Functions	At reset	RW
	0	Analog input select bits (Valid in one-shot and repeat modes) (Note 1)	b2 b1 b0 0 0 0 : ANo selected 0 0 1 : AN1 selected	Undefined	RW
	1	modes) (Note 1)	0 1 0 : AN₂ selected 0 1 1 : AN₃ selected 1 0 0 : AN₄ selected 1 0 1 : AN₅ selected	Undefined	RW
	2		1 1 0 : AN₀ selected 1 1 1 : AN₂ selected (Note 2)	Undefined	RW
1	3	A-D operation mode select bit 0	b4 b3 0 0 : One-shot mode 0 1 : Repeat mode	0	RW
	4		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 / Repeat sweep mode 1 (Note 3)	0	RW
	5	Trigger select bit	0 : Internal trigger 1 : External trigger	0	RW
<u> </u>	6	A-D conversion start bit	0 : Stop A-D conversion 1 : Start A-D conversion	0	RW
[	7	A-D conversion frequency (φAD) select bit 0	When A-D conversion frequency (\$\phi\$AD) select bit 1 (bit 4 at address 1F16) = "0,"  0: f2 divided by 4, or f4 divided by 4 1: f2 divided by 2, or f4 divided by 2  When A-D conversion frequency (\$\phi\$AD) select bit 1 (bit 4 at address 1F16) = "1,"  0: f2 or f4 1: Not selected	0	RW

Notes 1: These bits are ignored in the single sweep, repeat sweep mode 0, and repeat sweep mode 1. (They may be either "0" or "1.")

- 2: When selecting an external trigger, the AN7 pin cannot be used as an analog input
- pin.

  3: Use the A-D operation mode select bit 1 (bit 2 at address 1F16) to select either the repeat sweep mode 0 or repeat sweep mode 1.
- 4: Writing to each bit (except bit 6) of the A-D control register 0 must be performed while the A-D converter halts.

### A-D control register 1




Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

- 2: When selecting an external trigger, the AN7 pin cannot be used as an analog input pin.
- 3: Analog input pins which are frequently A-D converted are selected in the repeat sweep mode 1.
- 4: Fix this bit to "0" in the one-shot, repeat, and single sweep modes.
- 5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts.

RO

### A-D register i

#### ●8-bit mode




	A-D register 0 (Addresses 2116, 2016)
	A-D register 1 (Addresses 2316, 2216)
	A-D register 2 (Addresses 2516, 2416)
	A-D register 3 (Addresses 2716, 2616)
_	A-D register 4 (Addresses 2916, 2816)
	A-D register 5 (Addresses 2B16, 2A16)

A-D register 6 (Addresses 2D16, 2C16) A-D register 7 (Addresses 2F16, 2E16)

Bit	Functions	At reset	RW
7 to 0	Reads an A-D conversion result.	Undefined	RO

#### ●10-bit mode



A-	D register 0	(Addresses	2116,	2016)
A-	D register 1	(Addresses	2316,	2216)
A-	D register 2	(Addresses	2516,	2416)
A-	D register 3	(Addresses	2716.	2616)


15 to 8 The value is "0" at reading.

A-D register 4 (Addresses 2916, 2816)

A-D register 5 (Addresses 2B16, 2A16) A-D register 6 (Addresses 2D16, 2C16) A-D register 7 (Addresses 2F16, 2E16)


Bit	Functions	At reset	RW
9 to 0	Reads an A-D conversion result.	Undefined	RO
15 to 10	The value is "0" at reading.	0	RO

### **UARTi transmit/receive mode register**




Note: Bits 4 to 6 are ignored in the clock synchronous serial I/O mode. (They may be either "0" or "1.") Additionally, fix bit 7 to "0."


#### **UARTi** baud rate register (BRGi)



### **UARTi** transmit buffer register



### **UARTi transmit/receive control register 0**



Note: Fix bit 7 to "0" in the UART mode or when Serial I/O is ignored.

### **UARTi transmit/receive control register 1**

		ransmit/receive control register ransmit/receive control register			
	Bit	Bit name	Functions	At reset	RW
	0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW
	1	Transmit buffer empty flag	0 : Data present in transmit buffer register.     1 : No data present in transmit buffer register.	1	RO
	2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW
<u> </u>	3	Receive complete flag	0 : No data present in receive buffer register.     1 : Data present in receive buffer register.	0	RO
1	4	Overrun error flag (Note 1)	0 : No overrun error 1 : Overrun error detected	0	RO
<u> </u>	5	Framing error flag (Notes 1, 2) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO
<b></b>	6	Parity error flag (Notes 1, 2) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO
<u> </u>	7	Error sum flag (Notes 1, 2) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO

Notes 1: Bit 4 is cleared to "0" when clearing the receive enable bit to "0."


Bits 5 and 6 are cleared to "0" when one of the following is performed:

•clearing the receive enable bit to "0."

•reading the low-order byte of the UARTi receive buffer register (addresses 36<sub>16</sub>, 3E<sub>16</sub>) out. Bit 7 is cleared to "0" when all of bits 4 to 6 become "0."

2: Bits 5 to 7 are ignored in the clock synchronous serial I/O mode.


### UARTi receive buffer register




## Count start register

b7	7 b6	b5	b4	b3	b2	b1	T	Ė	Count st	tart register (Address 40 <sub>16</sub> )			
				-	-				Bit	Bit name	Functions	At reset	RW
					į	-	į	L	0	Timer A0 count start bit	0 : Stop counting 1 : Start counting	0	RW
i	i			i	į	į			1	Timer A1 count start bit	1 . Start counting	0	RW
	i			į	i-				- 2	Timer A2 count start bit		0	RW
				Ĺ.					3	Timer A3 count start bit		0	RW
-			1_						4	Timer A4 count start bit		0	RW
į		į.							5	Timer B0 count start bit		0	RW
į	į.								6	Timer B1 count start bit		0	RW
į									7	Timer B2 count start bit		0	RW

### One-shot start register




#### **Up-down register**




Note: Use the LDM or STA instruction when writing to bits 5 to 7.

### Timer Ai register





#### Timer Ai mode register




#### Appendix 3. Control registers


#### **Timer Mode**






#### **Event counter mode**





#### One-shot pulse mode




fi: Frequency of count source (f2 / f4, f16/ f32, f64/ f128, or f512/ f1024)

b7	b6	b5	b4	b3	b2	b1	b0					
		0			1	1	0	Timer	Ai mode register ( $i = 0 \text{ to } 4$ ) (A	ddresses 5616 to 5A16)		
$\top$	1	<del>'</del>	-	<del>'</del>	1	1	7			_0		
		i	÷			-		Bit	Bit name	Functions	At reset	RW
	- {	-	-				Ĺ	0	Operating mode select bits	1 0 : One-shot pulse mode	0	RW
		-	-			i.		. 1			0	RW
					Ĺ.			- 2	Fix this bit to "1" in one-shot puls	e mode.	0	RW
				-				3	Trigger select bits	0 0 : Writing "1" to one-shot start register 0 1 : (TAin pin functions as a prog-	0	RW
			Ĺ.					4		rammable I/O port.) 1 0 : Falling edge of TAin pin's input signal 1 1 : Rising edge of TAin pin's input signal	0	RW
	- {	i.						5	Fix this bit to "0" in one-shot puls	e mode.	0	RW
	<u>!</u> .							6	Count source select bits	b7 b6 0 0 : f <sub>2</sub> / f <sub>4</sub> 0 1 : f <sub>16</sub> / f <sub>32</sub>	0	RW
į								7		1 0 : f64 / f128 1 1 : f512 / f1024	0	RW


#### Pulse width modulation (PWM) mode

<When operating as a 16-bit pulse width modulator>




fi: Frequency of count source (f2 / f4, f16 / f32, f64 / f128, or f512 / f1024)


<When operating as an 8-bit pulse width modulator>




fi: Frequency of count source (f2 / f4, f16 / f32, f64 / f128, or f512 / f1024)



#### Timer Bi register





#### Timer Bi mode register



Note: Bit 5 is ignored in the timer and event counter modes; its value is undefined at reading.

#### Timer mode






X: It may be either "0" or "1."


### **Event counter mode**


b7 b6 b5 b4 b3 b2 b1 b0



X X X 0 1 1	imer B	i mode register (i = 0 to 2) (Ad	dresses 5B <sub>16</sub> to 5D <sub>16</sub> )		
	Bit	Bit name	Functions	At reset	RW
	0	Operating mode select bits	b1 b0 0 1 : Event counter mode	0	RW
	1			0	RW
	2	Count polarity select bit	b3 b2 0 0 : Count at falling edge of external signal 0 1 : Count at rising edge of external signal	0	RW
	3		1 0 : Counts at both falling and rising edges of external signal     1 1 : Not selected	0	RW
	4	Nothing is assigned.		Undefined	_
<u> </u>	5	This bit is ignored in event counted	er mode.	Undefined	_
	6	These bits are ignored in event co	ounter mode.	0	RW
<u> </u>	7			0	RW

#### Pulse period/pulse width measurement mode





**Note:** The timer Bi overflow flag is cleared to "0" by writing to the timer Bi mode register with the count start bit = "1". The timer Bi overflow flag cannot be set to "1" by software.

### Processor mode register 0

$\Box$	0 b5	b4 b3 b2 b1 b0	Proces	sor mode register 0 (Address 5	5F16)		
+				oor mode regional e (riddress c	,		
-			Bit	Bit name	Functions	At reset	RW
			0	Processor mode bits	b1 b0 0 0 : Single-chip mode 0 1 : Memory expansion mode	0	RW
			1		1 0 : Microprocessor mode 1 1 : Not selected	0 (Note 1)	RW
			2	Fix this bit to "0."		0	RW
			3	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
			4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of φ	0	RW
	[.		5		0 1 : 4 cycles of \$\phi\$ 1 0 : 2 cycles of \$\phi\$ 1 1 : Not selected	0	RW
	i		6	Fix this bit to "0."	G	0	RW
į			7	Clock \$\phi\$1 output select bit (Note 2)	0 : Clock \$\phi\$1 output disabled  (P42 functions as a programmable I/O port.)  1 : Clock \$\phi\$1 output enabled  (P42 functions as a clock \$\phi\$1 out-	0	RW
					put pin.)		

Notes 1: While supplying the Vcc level to the CNVss pin, this bit becomes "1." (Fixed to "1.")

2: This bit is ignored in the microprocessor mode. (It may be either "0" or "1.")


### Processor mode register 1

b7 b6 b5 b4 b3 b2 b1 b0 Pro	ocesso	r mode register 1 (Address 5F <sub>1</sub>	6)		
	Bit	Bit name	Functions	At reset	RW
	1, 0	Fix these bits to "0."		0	RW
	2	Clock source for peripheral devices select bit (Note)	0 : φ divided by 2 1 : φ	0	RW
	3	CPU running speed select bit (Note)	0 : High-speed running 1 : Low-speed running	0	RW
	4	Bus cycle select bits	In high-speed running  b5 b4  0 0 : 5\$\phi\$ access in high-speed running 0 1 : 4\$\phi\$ access in high-speed running 1 0 : 3\$\phi\$ access in high-speed running 1 1 : Not selected	0	RW
	5		In low-speed running b5 b4 0 0: Not selected 0 1: 4\phi access in low-speed running 1 0: 3\phi access in low-speed running 1 1: 2\phi access in low-speed running	0	RW
i i	7, 6	Fix these bits to "0."	7	0	RW


Note: Fix this bit to "0" when  $f(X_{IN}) > 25$  MHz.

### Appendix 3. Control registers


### Watchdog timer register




### Watchdog timer frequency select register



#### Interrupt control register



Note: The A-D conversion interrupt request bit becomes undefined after reset.





**Note:** The  $\overline{\text{INT}_0}$  to  $\overline{\text{INT}_2}$  interrupt request bits are invalid when selecting the level sense.

### Appendix 4. Package outlines

#### 80P6N-A

Plastic 80pin 14x20mm body QFP





#### Appendix 5. Example for processing unused pins

#### Appendix 5. Example for processing unused pins

Table 1 Example for processing unused pins in single-chip mode

Example of processing
Set for input mode and connect these pins to Vcc or
Vss via a resistor; or set for output mode and leave
these pins open. (Note 1)
Leave it open.
Connect this pin to Vcc.
Connect these pins to Vss.

**Notes 1:** When setting these ports to the output mode and leave them open, they remain set to the input mode until they are switched to the output mode by software after reset. While ports remain set to the input mode, consequently, voltage levels of pins are unstable, and a power source current can increase.

The contents of the direction register can be changed by noise or a program runaway generated by noise. To improve its reliability, we recommend to periodically set the contents of the direction register by software.

When processing unused pins, use the possible shortest wiring (within 20 mm from the microcomputer).

2: This applies when a clock externally generated is input to the X<sub>IN</sub> pin.

#### Appendix 5. Example for processing unused pins

Table 2 Example for processing unused pins in memory expansion mode or microprocessor mode

Pin name	Example of processing
Ports P4 <sub>2</sub> to P4 <sub>7</sub> , P5 to P8	Set for input mode and connect these pins to Vcc or
	Vss via a resistor; or set for output mode and leave
	these pins open. (Note 1)
BHE (Note 2)	Leave them open. (Note 4)
ALE (Note 3)	
HLDA, $\phi_1$	1
Xout (Note 5)	Leave it open.
HOLD, RDY	Connect these pins to Vcc via a resistor (pull-up).
AVcc	Connect this pin to Vcc.
AVSS, VREF	Connect these pins to Vss.

**Notes 1:** When setting these ports to the output mode and leave them open, they remain set to the input mode until they are switched to the output mode by software after reset. While ports remain set to the input mode, consequently, voltage levels of pins are unstable, and a power source current can increase.

The contents of the direction register can be changed by noise or a program runaway generated by noise. To improve its reliability, we recommend to periodically set the contents of the direction register by software.

When processing unused pins, use the possible shortest wiring (within 20 mm from the microcomputer).

- 2: This applies when "H" level is input to the BYTE pin."
- 3: This applies when "H" level is input to the BYTE pin and the access space is 64 Kbytes.
- **4:** When supplying Vss level to the CNVss pin, these pins remain set to the input mode until they are switched to the output mode by software after reset (until the pin function is switched in the case of the  $\phi_1$  pin in the memory expansion mode). While pins remain set to the input mode, consequently, voltage levels of pins are unstable, and a power source current can increase.
- 5: This applies when a clock externally generated is input to the X<sub>IN</sub> pin.

### Appendix 5. Example for processing unused pins




Fig. 4. Example for processing unused pins

# Appendix 6. Hexadecimal instruction code table

#### 7751 SERIES INSTRUCTION CODE TABLE-1

D2-D4   D2-D5   D000   D001   D010   D011   D100   D101	7/51 SE	DIE O	11101	NUC I	ION		: IAD	LE-1										
D7-D4		D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000   0			0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
1	2000		551	ORA		ORA	SEB	ORA	ASL	ORA	5115	ORA	ASL	5110	SEB	ORA	ASL	ORA
1	0000	ľ	BHK	A,(DIR,X)		A,SR	DIR,b	A,DIR	DIR	A,L(DIR)	PHP	A,IMM	Α	PHU	ABS,b	A,ABS	ABS	A,ABL
A (DRI)Y, A (DIR)   A (SR)Y, DIR)   A DRX, DIRX, A LORINY   A ABS, Y A ABS, Y A ABS, Y ABS, X ABS,				ORA	ORA	ORA	CLB	ORA	ASL	ORA		ORA	DEC		CLB	ORA	ASL	ORA
O110   2   ABS   A,(DIR,X)   ABL   A,SR   DIR,DR   A,DIR   DIR   A,L(DIR)   PLP   A,IMM   A   PLD   ABS,DR   A,ABS   ABS   A,ABL	0001	1	BPL	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b	A,DIR,X	DIR,X	A,L(DIR),Y	CLC	A,ABS,Y	Α	IAS	ABS,b	A,ABS,X	ABS,X	A,ABL,X
ABS   A,   A,   A,   A,   B,   A,   B,   B,			JSR	AND	JSR	AND	BBS	AND	ROL	AND		AND	ROL		BBS	AND	ROL	AND
ONL	0010	2	ABS	A.(DIR.X)	ABL	A.SR	DIR.b.R	A,DIR	DIR	A.L(DIR)	PLP	A,IMM	Α	PLD	ABS,b,R	A,ABS	ABS	A,ABL
				AND	AND	AND	BBC	AND	ROL	AND		AND	INC		ВВС	AND	ROL	AND
O100	0011	3	BMI	A.(DIR).Y	A.(DIR)	A.(SR).Y	DIR.b.R	A.DIR.X	DIR.X	A,L(DIR),Y	SEC	A.ABS.Y	Α	TSA	ABS.b.R	A.ABS.X	ABS.X	A.ABL.X
1010   5   1010   8   1010				- · ·				EOR	<u> </u>	EOR			LSR			EOR	LSR	EOR
Did   S	0100	4	RTI	A (DIR X)	Note 1	A SR	MVP	A DIR	DIR	A L (DIR)	PHA	A IMM	A	PHG	ABS	A ABS	ABS	A ABL
A,(DIR), Y, A,(DIR)   A,(SR), Y	<u> </u>				EOR					-								<u> </u>
0110 6 RTS	0101	5	BVC	A.(DIR).Y	A.(DIR)	A.(SR).Y	MVN	A.DIR.X	DIR.X	A,L(DIR),Y	CLI	A.ABS.Y	PHY	TAD	ABL	A.ABS.X	ABS.X	A.ABL.X
1011   7   8VS   ADC					- 4(=,		LDM	<u> </u>	<u> </u>	· · · · · · · · · · · · · · · · · · ·		-	ROR	8				
1011   7   8VS   ADC   ADC   ADC   ADC   ADR   ADC   ROR   ADC   ADC   ABS,Y   TDA   ABS,X   AABS,X	0110	6	RTS	A (DIR X)	PER	ASB	DIR	A DIR	DIR	A L (DIR)	PLA	A IMM	Α	RTL	(ABS)	A ABS	ABS	A ABI
A (DIR),Y A (DIR)   A (SR),Y DIR,X   A,DIR,X   DIR,X   A,L(DIR),Y					ADC			<u> </u>			4							
1000   8   BRA   STA   BRA   STA   STA   STY   STA   STX   STA   DEY   Note 2   TXA   PHT   ABS   A.ABS   ABS   A.ABL	0111	7	BVS	A (DIB) Y	A (DIR)	A (SR) V	DIBX	A DIR Y	DIRX	A L(D(R) Y	SEI	A ARS V	PLY	TDA	(ABS X)	A ARS Y	ARS Y	A ARI Y
REL   A,(DIR,X)   REL   A,SR   DIR   A,DIR   DIR   AL(DIR)   STA			BRA							-		A,A00,1						
1001 9 BCC	1000	8	DEI	A (DIR Y)	BEI	ASD	DIB	A DIR	DIR	A L/DIR)	DEY	Note 2	TXA	PHT	ARS	A ARS	ARS	A ARI
1001 9 BCC			1100									STA				_		-
1010 A LDY LDA LDX LDA LDX LDA LDX LDA LDX LDA TAY A,IMM TAX PLT ABS A,ABS ABS A,ABL  1011 B BCS A,(DIR),Y A,(DIR) A,(SR),Y DIR,X A,DIR,X DIR,X A,L(DIR),Y A,IMM TAX DEX WIT ABS A,ABS ABS A,ABL  1010 C IMM A,(DIR,X) IMM A,SR DIR A,DIR DIR A,L(DIR) INY A,IMM DEX WIT ABS A,ABS ABS A,ABL  1101 D BNE A,(DIR),Y A,(DIR) A,(SR),Y PEI A,DIR,X A,L(DIR),X DIR,X A,L(DIR),X CLW A,ABS,Y DIR A,DIR DIR A,L(DIR),Y CLM A,ABS,Y DIR A,DIR DIR A,L(DIR),Y CLM A,ABS,Y DIR A,DIR DIR A,L(DIR),Y CLM A,ABS,Y DIR A,DIR,X A,L(DIR),X DIR,X A,L(DIR,X DIR,X DIR,X A,L(DIR),X DIR,X A,L(DIR,X DIR,X	1001	9	BCC						-		TYA		TXS	TXY				
1010 A IMM A,(DIR,X) IMM A,SR DIR A,DIR DIR A,L(DIR) TAY A,IMM TAX PLT ABS A,ABS ABS A,ABL  1011 B BCS A,(DIR),Y A,(DIR) A,(SR),Y DIR,X A,DIR,X DIR,Y A,L(DIR),Y CLV A,ABS,Y TSX TYX ABS,X A,ABS,X ABS,Y A,ABL,X ABS,X A,ABS,X			LDY					-				· · · · ·			<b>├</b>	-		
1011 B BCS	1010	A						450			TAY		TAX	PLT				
1011 B BCS A,(DIR),Y A,(DIR) A,(SR),Y DIR,X A,DIR,X DIR,Y A,L(DIR),Y CLV A,ABS,Y TSX TYX ABS,X A,ABS,X A,BS,Y A,ABL,X  1100 C CMP CLP CMP CPY CMP DEC CMP INY A,IMM A,OIR,X) IMM A,SR DIR A,DIR DIR A,L(DIR)  1101 D BNE A,(DIR),Y A,(DIR) A,(SR),Y PEI A,DIR,X DIR,X A,L(DIR),Y CLM A,ABS,Y CMP DEX WIT ABS A,ABS ABS A,ABL  1101 E CMP CMP CMP DEC CMP CMP DEC CMP A,ABS,Y CMP DEC CMP DEC CMP DEC CMP A,ABS,Y CMP DEC CMP D			IMM	-		_				<u> </u>		-			<del></del>			<del></del>
1100 C CPY CMP CLP CMP CPY CMP DEC CMP INY A,IMM DEX WIT ABS A,ABS ABS A,ABL  1101 D BNE A,(DIR),Y A,(DIR) A,(SR),Y PEI A,DIR,X DIR,X A,L(DIR),Y A,IMM DEX MIT ABS A,ABS ABS A,ABL  1101 E CPX SBC SEP SBC CPX SBC INC SBC INX A,IMM DEX WIT ABS A,ABS ABS A,ABL  1110 E IMM A,(DIR,X) IMM A,SR DIR A,DIR DIR A,L(DIR) INX A,IMM NOP PSH ABS A,ABS ABS A,ABL  1111 F BEQ SBC	1011	В	BCS				40		_		CLV		TSX	TYX	-			1
1100 C   IMM   A,(DIR,X)   IMM   A,SR   DIR   A,DIR   DIR   A,L(DIR)   INY   A,IMM   DEX   WIT   ABS   A,ABS   ABS   A,ABL    1101 D   BNE   A,(DIR),Y   A,(DIR)   A,(SR),Y   PEI   A,DIR,X   DIR,X   A,L(DIR),Y   CLM   A,ABS,Y   PHX   STP   L(ABS)   A,ABS,X   A,ABL,X   A,ABL,X    1110 E   IMM   A,(DIR,X)   IMM   A,SR   DIR   A,DIR   DIR   A,L(DIR)   INX   A,IMM   NOP   PSH   ABS   A,ABS   ABS   A,ABL    1111 F   BEQ   SBC   SBC   SBC   SBC   SBC   SBC   SBC   SBC   SEM   PLX   PUL   PUL   PUL   PUL   PUL    1111 F   BEQ   SBC   SB			CBV							—								
1101 D BNE A,(DIR),Y A,(DIR) A,(SR),Y PEI A,DIR,X DIR,X A,L(DIR),Y CLM AABS,Y PHX STP L(ABS) AABS,X ABS,X AABL,X DIR,X A,L(DIR),Y CLM AABS,Y PHX STP L(ABS) AABS,X ABS,X AABL,X DIR,X A,L(DIR),Y CLM AABS,Y PHX STP L(ABS) AABS,X ABS,X AABL,X BC SBC SBC SBC SBC SBC INC SBC	1100	С					-				INY		DEX	WIT				
1101 D BNE A,(DIR), Y A,(DIR) A,(SR), Y PEI A,DIR, X DIR, X A,L(DIR), Y CLM A,ABS, Y PHX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABL, X CLM A,ABS, Y PLX STP L(ABS) A,ABS, X A,ABS,	<u> </u>		IMM				DIH	<u> </u>										
1110 E CPX SBC SEP SBC CPX SBC INC SBC INX SBC NOP PSH ABS A,ABS ABS A,ABL  1111 F BEQ SBC SBC SBC PEA SBC INC SBC SEM PLX PUL PUL PUL PUL SBC INC SBC	1101	D	BNE	'			PEI				CLM		PHX	STP				
1110 E IMM A,(DIR,X) IMM A,SR DIR A,DIR DIR A,L(DIR) INX A,IMM NOP PSH ABS A,ABS ABS A,ABL  SBC SBC SBC SBC INC SBC SBC SBC INC SBC SBC SBC INC SBC SBC SBC SBC SBC SBC SBC SBC SBC SB			CDY	_			CDV			<b>.</b>					<u> </u>	<u> </u>		<b></b>
IMM   A,(DIR,X)   IMM   A,SR   DIR   A,DIR   DIR   A,L(DIR)   A,IMM   ABS   A,ABS   ABS   A,ABL	1110	E									INX		NOP	PSH				
1111 F BEQ PEA SEM PLX PUL			IMM				DIR					_						-
	1111	F	BEO	SBC	SBC	SBC	PEA	SBC	INC	SBC	SEM	SBC	PLX	PUL	JSR	SBC	INC	SBC
A,(DIR),Y A,(DIR) A,(SR),Y A,DIR,X DIR,X AL(DIR),Y A,ABS,Y (ABS,X) A,ABS,X ABS,X A,ABL,X				A,(DIR),Y	A,(DIR)	A,(SR),Y		A,DIR,X	DIR,X	A,L(DIR),Y		A,ABS,Y			(ABS,X)	A,ABS,X	ABS,X	A,ABL,X

Notes 1. 4216 specifies the contents of the INSTRUCTION CODE TABLE-2. About the second word's codes, refer to the INSTRUCTION CODE TABLE-2.

<sup>2. 891</sup>s specifies the contents of the INSTRUCTION CODE TABLE-3. About the second word's codes, refer to the INSTRUCTION CODE TABLE-3.

# Appendix 6. Hexadecimal instruction code table

7751 SERIES INSTRUCTION CODE TABLE-2 (The	ne first word's code of each instruction is 42 16.)
---	---

						- ' / ' -		71110	III St W	Olu 3	code	Oi Cu	CI I II 13	ti dotti	011 13 -		<u></u>
	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4	rexadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0		ORA		ORA		ORA		ORA	ASR	ORA	ASL			ORA		ORA
0000	"		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	В	В,ІММ	В			B,ABS		B,ABL
			ORA	ORA	ORA		ORA		ORA		ORA	DEC			ORA		ORA
0001	1		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TBS		B,ABS,X		B,ABL,X
	1		AND		AND		AND		AND		AND	ROL			AND		AND
0010	2		B,(DIR,X)		B,SR		B.DIR		B.L(DIR)		В,ІММ	В			B.ABS		B,ABL
			AND	AND	AND		AND		AND		AND	INC			AND		AND
0011	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TSB		B,ABS,X		B,ABL,X
			EOR	,,,,,	EOR		EOR		EOR		EOR	LSR			EOR		EOR
0100	4		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PHB	В,ІММ	В			B,ABS		B,ABL
0101			EOR	EOR	EOR		EOR		EOR		EOR		TOD	300	EOR		EOR
0101	5		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	- 6	TBD		B,ABS,X		B,ABL,X
0440			ADC		ADC		ADC		ADC		ADC	ROR	70		ADC		ADC
0110	6		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PLB	B,IMM	В			B,ABS		B,ABL
0444			ADC	ADC	ADC		ADC		ADC		ADC	-		ļ	ADC		ADC
0111	7		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	_ ^ 1	B,ABS,Y		TDB		B,ABS,X		B,ABL,X
1000			STA		STA		STA		STA				EXTS		STA		STA
1000	8		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)			TXB	В		B,ABS		B,ABL
			STA	STA	STA		STA		STA	1	STA				STA		STA
1001	9		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	TYB	B,ABS,Y				B,ABS,X		B,ABL,X
4040			LDA		LDA		LDA	4	LDA		LDA		EXTZ		LDA		LDA
1010	^		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	TBY	В,ІММ	ТВХ	В		B,ABS		B,ABL
4044			LDA	LDA	LDA		LDA		LDA		LDA				LDA		LDA
1011	В		B,(DIR),Y	B,(DiR)	B,(SR),Y	8	B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
4400			СМР		CMP	- (	CMP		CMP		CMP				СМР		СМР
1100	C		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		В,ІММ				B,ABS		B,ABL
1101			СМР	СМР	CMP		СМР		СМР		СМР				СМР		СМР
1101	D		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
1110			SBC		SBC		SBC		SBC		SBC				SBC		SBC
1110	E		B,(DIR,X)	1000	B,SR		B,DIR		B,L(DIR)		В,ІММ				B,ABS		B,ABL
,,,,			SBC	SBC	SBC		SBC		SBC		SBC				SBC		SBC
1111	F		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X

	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4 H	exadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
			MPY		MPY		MPY	ASR	MPY	ASR	MPY				MPY	ASR	MPY
0000	0		(DIR,X)		SR		DIR	DIR	L(DIR)	A	IMM				ABS	ABS	ABL
2004			MPY	MPY	MPY		MPY	ASR	MPY		MPY				MPY	ASR	MPY
0001	1		(DIR),Y	(DIR)	(SR),Y		DIR,X	DIR,X	L(DIR),Y		ABS,Y				ABS,X	ABS,X	ABL,X
0040			DIV		DIV		DIV		DIV	V45	DIV				DIV		DIV
0010	2		(DIR,X)		SR		DIR		L(DIR)	XAB	IMM				ABS		ABL
0011			DIV	DIV	DIV		DIV		DIV		DIV				DIV		DIV
0011	3		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0400											RLA						
0100	4										IMM		A PORT				
0101	5											40					
0110	6											No.					
0111	7									4							
			MPYS		MPYS		MPYS		MPYS		MPYS		EXTS		MPYS		MPYS
1000	8		(DIR,X)		SR		DIR		L(DIR)	30	IMM		Α		ABS		ABL
			MPYS	MPYS	MPYS		MPYS		MPYS		MPYS				MPYS		MPYS
1001	9		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
			DIVS		DIVS		DIVS		DIVS		DIVS		EXTZ		DIVS		DIVS
1010	A		(DIR,X)		SR		DIR		L(DIR)		IMM		Α		ABS		ABL
			DIVS	DIVS	DIVS	Allia	DIVS		DIVS		DIVS				DIVS		DIVS
1011	В		(DIR),Y	(DIR)	(SR),Y	57	DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
				LDT		- 6	3										
1100	C			IMM													
1101	D																
1110	E			RMPA Multiplied accumule -													
1111	F																

### Appendix 7. Machine instructions

# **Appendix 7. Machine instructions**

#### 7751 SERIES MACHINE INSTRUCTIONS

			├		_			r		т-			_	ddre			-			-	_	<b>—</b>		_	_		_		_
Symbol	Function	Details		MP		IMI			A	$\perp$	DI			R,b			_					1							
			ορ	n i	# 0	n	#	ор	n	# O	рп	#	op	1 #	ор	n į	0	ρn	#	-	<b>-</b> -+				+-	-	_	_	-
ADC (Note 1,2)	Acc, C←Acc+M+C	Adds the carry, the accumulator and the memory contents. The result is entered into the accumulator. When the D flag is "0", binary additions is done, and when the D				2					4					5 6					6		8	8		9		8	В
		flag is "1", decimal addition is done.			6		3		,	6	2 6 5 6				75	8	3			42 72			61	9 3	71	10		42 1 67 1	
AND (Note 1,2)	Acc←Acc∧M	Obtains the logical product of the contents of the accumulator and the contents of the memory. The result is entered into the accumulator.			2	2	2			2	5 4					5 6	2			32	6	2	21 8		31	9	2 2		8
					4:		3			4 2	2 6				35	7 3	3	)		42 32	8	3 4	21	9 3	31	10		27	0
ASL (Note 1)	m=0 C ← b15 ··· b0 ← 0 m=1	Shifts the accumulator or the memory contents one bit to the left. "0" is entered into bit 0 of the accumulator or the memory. The contents of bit 15 (bit 7 when the m						0A	2	1 0	6 7					7 8	2												
	C ← b7 ··· b0 ← 0	flag is "1") of the accumulator or memory before shift is entered into the C flag.				1		42 0A	4	2																			
ASR (Note 1)	m=0 →b15···b0 →C m=1 →b7···b0 →C	Shifts the accumulator or the memory contents one bit to the right. The bit 0 of the accumulator or memory is entered into the C flag. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into bit 15 (bit 7).						89 08 42 08	4	2 8 0					16	9 ;	3												L
BBC (Note 4)	Mb=0?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "0".															Ì								Ī			1	
BBS (Note 4)	Mb=1?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "1".																											
BCC	C=0?	Branches when the contents of the C flag is "0".															Ī						Ī	Ī	Ì		Ī		
BCS	C=1?	Branches when the contents of the C flag is "1".																									1		
BEQ	Z=1?	Branches when the contents of the Z flag is "1".			I																								
ВМІ	N=1?	Branches when the contents of the N flag is "1".											Ш								Ц								
BNE	Z=0?	Branches when the contents of the Z flag is "0".																						$\downarrow$		Ц	$\rfloor$		
BPL	N=0?	Branches when the contents of the N flag is "0".										}																	

				_	_				_		-			-				_		_	_			_	_	_	Āc	dc	ire	es	si	nç	]	m	00	de	:		_					_				-	_					_									F	rc	OC	es	sc	ır :	sta	itu	s I	reg	gis	te	7
L(DIF	?),Y	7	ΑB	s	Ţ	ΑE	38	,b	1	۱B	S	X	1	٩B	S	,Υ	T	Α	Вι	_	A	В	L,>	:	(A													ĸ	T	F	٦E	L	l	OIR	,b,	R	AB	S,t	,R	Γ	SF	 ₹	(	SF	l),Y	1	BL	.K	N	Auli	tipli	ed	10	9	1	в	7	6	5	4	3	2	1	ī	5
op n																																																											# 0	op	n	#	l	ΙP	L	1	N	V,	m	×	D	1	Z	z d	
77 10	2		4	3					71	0 6	5	3	7	9	6	3	E	\$F	6	4	7F	7	4	1					İ					Ì																63	5	2	73	3 8	2								•	•		•	N	٧	٠	•			. 2	7	3
11 42 12		42	4			-			4		7 8	4	4	ı	7 8	4	4	1	7	5	42	9	İ											-									-	+		4				42	6		42	2 11			-	-	+																
42 12 77			6								9				9				9			9	1																												8			1																					
37 10		2D	4						31		6 7	3	3		6 7	3	2		6 7	4	3F	7																												23	5		3:	3 8	2								•	•		•	N	•	•		•	ľ	Z	7	
42 12		12			1	+	-		1			1								-	10	2 9		1	-	-		L	+	+			ŀ	-	-				+				-	+	+	$\downarrow$			_	12	ŀ		1						$\downarrow$	+															l
37		20	6						31		9	7	3	9	9	7	2	F	9	J	3F	1																												23	8	4	3:	3	0 3																				
		0E	7						11	E	B 9	3	ŀ											1	1																-			+	1		Í					0												•		•	N	•	•		•		Ž	2 (	C
+					+	+			L		7		ŀ	1									-	1	+				+	+			-	+	+						_											-	-		-	$\mid$	-		$\parallel$		_														
																																				4	1																																						
		89 0E	9	4					1	L	0	4																				1000																															•	•		•	2	•	•	•	•	•	Z	2 0	2
										Ì				1															I	1				İ					1				3		7 B	4	-	8	5										1				•	•		•	•	•		•	•	ŀ		•	
																				ď																							2	ı	7 B	4		9	5														•	•		•	•	•	•	•				•	
																																								İ	4		Ì																							•		•	•					•	
						$\prod$				Ī				I		_	I	$\prod$						$\prod$						1				$\prod$	$\int$					_	4													1						Ţ		_						•						1	•
		-	L		$\downarrow$	+												+			_		-	1	-									+	-					ľ	4				-	$\downarrow$				$\lfloor$			l			-			$\downarrow$		_			L	1					L					
-					$\mid$	+				-								1				-		+	+				+	-				+	-			-		00	4	2		1		+				$\vdash$		-	-	-		-	+	-	+	1				L	1	•					L	1			
-					1			-	L	-	1		-	1	1			+	-		-		_		-			L		-			-		-					10	4	2		1	+	-				$\vdash$			ŀ	-	+	1	1		+	1				-	+	•	-	•		-	-			•	-
	L	L							L				L				L			_	L			1			_	L	-			L							$\perp$		4		L							L		L	L	L	L	L	$\perp$	L	$\perp$				L	Ĺ	1					L		1			

			L		_,			_					_	٩d٥	_		_	_			_							_		_
Symbol	Function	Details	ட	M			ИΜ	ļ	Α		_	ΝR	_	DIR	_	_		_	_		_				R,X)	_				
			οp	n	#	ор	n #	op	n	#	ор	n i	# Q	n	#	ор	n į	# C	p I	n   #	‡   o	ρn	#	op i	n #	ор	n	# (	ηp	ŀ
BRA (Note 3)	PC←PC±offset PG←PG+1 (carry occurred) PG←PG-1 (borrow occurred)	Jumps to the address indicated by the program counter plus the offset value.																1											1	
BRK	PC←PC+2 M(S)←PG S←S-1 M(S)←PCH S←S-1 M(S)←PCL S←S-1 M(S)←PSH S←S-1 M(S)←PSL S←S-1 I←1 PCL←ADL PCH←ADM PG←0016	Executes software interruption.	00	15	2																						-			*
BVC	V=0?	Branches when the contents of the V flag is "0".							d																					I
BVS	V=1?	Branches when the contents of the V flag is "1".																												
CLB (Note 4)	Mb←0	Makes the contents of the specified bit in the memory "0".							-				14	8	3															Ī
CLC	C←0	Makes the contents of the C flag "0".	18	2	1		3											T												Ī
CLI	1←0	"0".	58	2																										
CLM	m ←0	Makes the contents of the m flag "0".	D8	2	1																Ī									Ī
CLP	PSb←0	Specifies the bit position in the pro- cessor status register by the bit pattern of the second byte in the instruction, and sets "0" in that bit.					4 2	!																						
CLV	V←0	Makes the contents of the V flag "0".	B8	2	1																									
CMP (Note 1,2)	Acc-M	Compares the contents of the accumulator with the contents of the memory.					2 2 2 4 3 4	L			Ī	4 4 6				_	5 2 6 7 3 8				4:	6	3		7 2 8 9 3	42 D1	9	2	8	1
CPX (Note 11)	Х-М	Compares the contents of the index register X with the contents of the memory.				L	2 2				E4	4 2	2																	I
CPY (Note 11)	Y-M	Compares the contents of the index register Y with the contents of the memory.				L	2 2				-	4 4																		
DEC (Note 11)	ACC←ACC−1 or M←M−1	Decrements the contents of the ac- cumulator or memory by 1.						42	2 2 4 4	2	I ⊦	7 2	2			- ⊢	7 2	2											+	
DEX	X←X−1	Decrements the contents of the index register X by 1.	CA	2	1	1		Ī					T			1		1		T	T							1	T	Ť

_		_					_			_							-	_	-	-	-								_	Δ,	7	ire	٥	-	ir	20		m	2	10		_	_		-	_																							F	)rr	200	۵,		or	st	 at	us	re	-ai	iste	er	7
11	IR),	νŢ	Δ	BS		L	) P		<u>_</u>	I	ΔΙ	20		7	Δ	R	<u> </u>	Υ,	Τ	Α	R	<u> </u>	Т	ΑE		×	T	Δ1														ĸ	Т	-	RE	=1	T	וח	Rr	n R	T	ARS	Sh	,R	Г	s	R	T	(S	R)	·		RI	.K	ľ	Ault	ipli	ed												1		
	n a																																																																ļ	ζ. ŒVI	nula:	#	F	IP		7	N	Ü	-	+		_	-	z	٦	ŀ
9	"	+	4	"	*	١	1		*	ľ	~	11	,	*	\$	1	'	*	ľ	۲	"	*	ľ	14	"	*	ľ	י ו	1	*	ľ	1	"	-	ľ	φ	"		1	υp	-	ľ	1	80	3	1	2	υν		-	ľ		†	-	٦		Ť	Ť	7	"		3	"	Ť	ľ	~	"	π	•		Т	-+			+	+	$\rightarrow$	$\rightarrow$	•	Н	_	4
Н	+	+	+	-		ŀ	+	4	_	l	1		L	4		l			ŀ	+			ł	+			ŀ	+	+		ŀ	+		+	ł			+	1			-	$\frac{1}{1}$	82	3	_	3	-		_	ł	+	-		H	<u> </u>	+	$\dagger$	+	-		_		+	$\dagger$	1			H	-	+	+		H	-	ł	+	+	$\frac{1}{2}$		H	$\frac{1}{2}$
Ц	1	1	1	-		L	1	4		ļ	4		L			-			ļ	1		L	ļ	1		L	ļ	1	4		ļ	+		L	1			1	-			1	-		3	1	1	4			1	+	_		L	ļ	+	$\downarrow$	1	4		L	L	ļ	1	-			L	1	1	•	_	L		+	$\frac{1}{\cdot}$	+	-			
																																																																					٠			•	•	•			•		•	•	•	
Н	+	$\downarrow$	+	_		ŀ	+	1		ł			ļ	_	_	+			ŀ	+			1	+		_	ļ	+			ł	+		-	$\frac{1}{1}$			+	1			+	4	50	4	1	2				+	-	_		(			1	9	y	•	L		-	$\frac{1}{1}$		-		  -	-	+					.		•				$\frac{1}{2}$
Ц	$\downarrow$	$\downarrow$	_	_		l	+	4		ļ	4		L	_		-	4		l	+		L	$\downarrow$	4			ļ	1			ļ	1		-	1	_		+	_						4	1				4								1	4			L	-	-	1		-		ļ.												L	$\frac{1}{2}$
Ц		$\downarrow$	_	_		L			_	ļ					L	-	4			1			ļ				ļ				ļ	1		_	1			-							4	4			4							-		$\downarrow$	4			_		ļ	1										L							┨
		1				[	-	9	4	l					L	L			L												ļ													4	P										L									L					L							1						
																																									THE																													ŀ		•	٠	•	•			٠				
										Ī													Ī		_		I																																													٠	•		•	. ]	•	•	0	•		
		ĺ				l	Ţ																Ī	1			I				I		4	1						•							Ĭ				Ī							Ī							Ī				ŀ	•		•	•	•	C	,	•	-	•	٠	•	1
																																	•																																				•	1		•	9	io:	ec	ific	ed "0	   fla  ".	ag	b	e-	
		Ī					1			Ī											<b>&gt;</b>												•						1												Ī					1		T							Ī				•	•		•	•	0	1	·T	•	•	•	٠	•	1
	10	2 0	-	4	3					Ī		6		3	D!	_	5	3	C	la la	6	4	1	OF.	7	1	Ì								1			Ī	1			T				T									l	te	5 2	١	1	9					1				•	1	•	٠	Ν	•		•	•	•	•	Z	C	7
42	12	3 4		6	4	t	1			4	12	8	ļ	4	42 D:	2 1	3	4	4	12 F	8	5	1	\$2 OF	9	5	t	1			İ			t					1			1				1	1				İ				4: C:	2 7	7 ;	3	42 D3	10	3			t	l														,			
	13	E	EC	4	3		-					9					9			1	9				11									-	1																ł				f		-			11									ţ.		•	•	N		<del> </del>	•	•	•	-	Z	C	7
		1	L	4	3								+										1	1																		1									t				l		1	1											1		•	•	N			•	•		•	z	C	;
			CE	7	3						Œ	9	;	3							_																																																•	•		•	7	•	-	1	-	•	•	Z	•	
							+			1					-			_	l				$\dagger$	1			l				-	1							1			+				1					$\dagger$														1							•	Ν	1	†	+	•	-	•	Z		1

			L					_			_		_				_	_	ode						_			_		
Symbol	Function	Details	┺-	MI			MM	_	<u>, A</u>		1—	DIR	_		-			٠	IR,	_		_	-	_	_	(DI		-	_	
DEV	V V 4	D	+-	2	-	op	n	# 0	op n	#	op	n #	‡ o	p n	#	op n	#	op	n	# (	op n	#	ox	n	#	ор	1 #	#  0	p n	#
DEY	Y←Y-1	Decrements the contents of the in- dex register Y by 1.	ľ	2				_										L				1	L					1		$\downarrow$
DIV (Note 2,9,13)	A(quotient)←B, A+M B(remainder)	The numeral that places the contents of accumulator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.				89 29	21	3			25	23 3	3			89 2 35 2					89 2		21			89 2 31	28		2 2	
DIVS (Note 2,9,14)	A(quotient)←B, A÷M (with sign) B(remainder)	The numeral with sign that places the contents of accumulator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.				89 a	23	3			A5	25 3				89 21 B5					89 2 B2		89 A1			89 2 B1	19 3		2	
EOR (Note 1,2)	Acc←Acc∀M	Logical exclusive sum is obtained of the contents of the accumulator and the contents of the memory.			Н	42	2				45 42	4				55 5 6 42 7	3			ļ	ē	5		8	3	42 1	9 3		1	3
EVIC	Dis 7 of Acc. 1	The result is placed into the accumulator.			Ц	49	4		20	-	45	6		1		55 8	1			-	52 8	<u></u>	41	10		51	1	4		0
EXTS (Note 1)	Bit 7 of ACC=1 b15 b7 b0 [111111111] Bit 7 of ACC=0 b15 b7 b0 [00000000]	The signed 8-bit data stored in the low-order byte of the accumulator is extended to a 16-bit data.		No.				- 1	89 4 88 4 42 4 88 4	2								-				-							+	+
EXTZ (Note 1)	ACC b15 b8 b7 b0 [00000000]	The 8-bit data stored in the low-or- der byte of the accumulator is ex- tended to a 16-bit data. Bits 8 to 15 of the accumulator are set to "0".						- /	89 4 AB 4 42 4 AB 4	2			1															1		1
INC (Note 1)	ACC←ACC+1 or M←M+1	Increments the contents of the accumulator or memory by 1.						-	2	2		7 2	2			F6 7	4			1								1		1
INX	X←X+1	Increments the contents of the index register X by 1.	E8	2	1	1	1	Ť	T	T			Ť									1	T				1	T		Ť
INY	Y←Y+1	Increments the contents of the index register Y by 1.	C8	2	1								Ì					Ī		1								1		T
JMP	ABS PCL←ADL PCH←ADM  ABL PCL←ADL PCH←ADM PG←ADH  (ABS) PCL←(ADM, ADL) PCH←(ADM, ADL+1)  L(ABS) PCL←(ADM, ADL+1)  PCH←(ADM, ADL+2)  (ABS, X) PCL←(ADM, ADL+X) PCH←(ADM, ADL+X) PCH←(ADM, ADL+X+1)	Places a new address into the program counter and jumps to that new address.																												

	_			_			_				_			_			_	_						Ad											_											_			_							4	i=1i								sta						
L(DIR),Y		AE				35,										AE								S)													RΕ								,R		S			(SI				LK	ľ	CCU	tiplio nulat	hon	-	_		-	_	_	5	+	+	+	-	$\rightarrow$	
op n #	ŀ	p n	1	1 0	p	n	#	ор	n	#	0	p	n	#	оp	n	*	C	p :	1	#	op	n	#	op	n	4	#	op	n	#	0	p r	1	# (	ор	n	#	0	p	١	#	ор	n	#	ot	n	1	# 0	р	n	#	op	n	# (	ор	n	#		IP											С
89 29 3	8	9 23	3 4					89	25	4	. 8	39 2	25	4	89	25		1 8	39 2	16	5			_								-	1		1				L	+	+	1				89	9 24	4 :	3 8	89 2	27	3			-		1		•	•									•		·
37	2	D						3D			3				2F			3																												23	3			33																					
30		23							26				26			26				28																											2				28																				
89 31 3 B7	8 A	9 25 D	5 6	1				89 BD	27	4	8	39 2	27	4	AF	27		E	39 2 3F	8	5																				ŀ					89 A3	9 20	6		89 B3	29	5							•	•		•	Z	V			•		•	Z	С
32		2:	5						28			1	28			28	3		;	30																											2	7			30																				
57 10 2 11		4	ī	1					6 7	1	Ì	t	7			7			t	9																				1		1				ı	6	5			9	1							•	٠		•	N	•		•			•	Z	•
42 12 3 57 13	4	2 6 D 6	;	<u> </u>				42 50	9	4	5	9	9	4	42 4F	9		5	F ,	1	5											L							1			1	1			43	3 8	3	3 1	42 53	11	3																		_	_
										_																-							+			1	ø																		1				•	•		•	N	•	•	•	'   '	•		2	•
					+						l	1						1							-			-		4													_		-		1					+										•	0	•				•	•	Z	
																		1																					l		-							$\frac{1}{2}$	1				+																		
	E	Ε 7 ε		3				FE	9	4																		1					1		1				1																1				•	٠		•	N	•	•			-	•	Z	•
	$\frac{1}{1}$		1	+	+			L				1				0											1				_	ŀ	1							-		1	_					+	$\frac{1}{1}$	+		+	+		+				-		-	•	N	•	•		+	•	•	z	•
	t	+			-				-			1																1				t			1				l		1					l			1	1			+	+	+		1						N					+	•	Z	•
	4	2	2	3											50	4						6C	4	3	DX	6	5	3	7C	7	3																												•	•			•	•	•				•	•	

			L		 		_			<b>.</b>		_	Ac	_			-	 						_		_		
Symbol	Function	Details		M		MM		Α	,		DIR	_	DIF										IR,X					
Symbol JSR	Function  ABS M(S)←PCH S←S-1 M(S)←PCL S←S-1 PCL←ADL PCH←ADM  ABL M(S)←PG S←S-1 M(S)←PCH S←S-1 M(S)←PCL S←S-1 PCL←ADL PCH←ADM AGN M(S)←PCL S←S-1 PCL←ADL PCH←ADM PG←ADH  (ABS, X) M(S)←PCH	Details  Saves the contents of the program counter (also the contents of the program bank register for ABL) into the stack, and jumps to the new address.						ρn	#		DIR	_																
LDA	S←S−1 M(S)←PCL S←S−1 PCL←(ADM, ADL+X) PCH←(ADM, ADL+X+1)	Enters the contents of the memory			A9	2 2	2			A5	4	2			B5	5	2		E	12 6	2	A1	7 :	2 B	1 8	2	A7	8
(Note 1,2)		into the accumulator.				2	V	-		42	6		-	-		6		1		6	3	42	8 9 :	3 42	9	3	42	8
LDM (Note 4)	M←IMM	Enters the immediate value into the memory.	•								4	3	T		74	5	3		1				1	Ī				
LDT	DT←IMM	Enters the immediate value into the data bank register.				5 3	3		T			1	1						Ì									1
LDX (Note 11)	X←M	Enters the contents of the memory into index register X.			A2	2 2	2			A5	4	2						 5	2				Ì					1
LDY (Note 11)	Y←M	Enters the contents of the memory into index register Y.			AO	2 2	2			A4	4	2			В4	5	2		Ť									1
LSR (Note 1)	$ \begin{array}{c} m=0 \\ 0 \rightarrow \boxed{b15} \cdots \boxed{b0} \rightarrow C \\ m=1 \\ 0 \rightarrow \boxed{b7} \cdots \boxed{b0} \rightarrow C \\ \end{array} $	Shifts the contents of the accumulator or the contents of the memory one bit to the right. The bit 0 of the accumulator or the memory is entered into the C flag. "0" is entered into bit 15 (bit 7 when the m flag is "1".)						A 2 2 2 4 A 4			8	2			56	8	2											
MPY (Note 2,10)	B, A←A×M	Multiplies the contents of accumulator A and the contents of the memory. The higher order of the result of operation are entered into accumulator B, and the lower order into accumulator A.			09	8	3			89 05	10	3			89 15	11	3		1	12	2	01	13	11	15		07	14
MPYS (Note 2,10)	B, A←A×M (with sign)	The content of the accumulator A is multiplied by the content of memory as signed data. The result is a 32-bit data which is placed in the accumulators B (upper 16 bits of the result) and A (lower 16 bits of the result).			89	8 3	3			89 85	10	3			89 95	11	3		8 9	12		81	13	3 89	15		87	14
MVN (Note 7)	M(Y+k)←M(X+k) k=0 to i−1	Transmits the data block. The transmission is done from the lower order address of the block.																										
																j												

			_													_			_										Δ	. d	d	_		eii	n	~	m	_	de	_									-		-	-		-	_			-								7	P	ro	~	200		or s	ets	ıtı ı		ro	aic		_
L(D	B) ,	νŢ	Δ	٩B	20	П	Δ	B	S 1	ī	Δ	R	٠.	γI	Δ	R	<u> </u>	~	Т	Α	RI	1	L	۱R		Y	(,	ΔΕ													·ĸ	Т	-	RΕ		ŀ	פור	h l	٦	ΔΕ	201	b,R	T	s	P	T	/9	R)	<u></u>		RI	ĸ	IN	Ault	plie	ed						6							
90 1																																																														T.	1	CUIT	ulati	<u>اه</u>		IPI				v							
<b> </b>	+			6			٦	1"	+	4	۳	†"	Ŧ	-	۳	+	+			2				Ή,	+	π	۲	"	ť	+	γV	-	+	+	Fr.	ξ (ε	+	3	4	"	Ŧ,	+	7	-	ř	۲	1"	Τ,	-	*	Ë	+"	ť	+	+	+	~	-	-	3	l"	<del> "</del>	Ŧ	4	+	-	-		1	+	_	_		_	+	+	-	_	
				7		3													2.		9	4													FC			3																													•	•	•		•	•	•	•	•				•
B7 1		۱ ۱	- ↓	┝-	4	3					BD	7		3				3	A		6 7	4	B	F 7		4				1				١								1											A			2	В3	8	2				l		1	1	•	•		1	1	•	٠	•	•	'	•   2	2	•
1 42 1		4		4		4	_	H	+	+	42			╣		8		4	4:	2 1	<u>'</u>	5	4:	2 9	1	5	$\vdash$	H	+	┨	-	_	+	+		H	+	-	_	H		$\dagger$	+			-	+	1	+	$\dashv$	$\vdash$	$\vdash$	4	2 7	13	,	42	9	3		L	+	+	+	+	$\dashv$													
42 1. B7 1	3	Ā	ō	6	1						BD	9	1		89	9	,		A	F	9	•	Bi	2 9	1	•														1													A	3 8	1		B3	10 11								ļ	ı												
	T		С	5	4			Ī	T			6	1	4	Г	Ī	1		Ī	1	1		Ī	T	1			Ī	Ť	1			T	1		١						Ī					T	T	1				T	T	T	1	7	1				Γ	Ť	T	1	7	•	•	•	1.	•†	•	•	•	•	Ť.		.†	•
Ц		1	$\downarrow$	6	ļ	4		L	ļ	_		8	1	4	_	Ļ	$\downarrow$		L	1	1		L	1	1	_	L	L	ļ	1	j	_	L	1	4				9			1	1	4		L		1	_				L	L	1	1		1			L	L	1	1	$\downarrow$	╛	_		L	1	_					1	1	1	_
		ı																															P	9					<b>&gt;</b>			l							1							1										١	•	•		1.	٠	•	•		•	1	١.	١.	•
+	+	+	NE	4	+	3	_	╁	ł	┨	_	H	t	┨	BE	6	+	3	H	+	+		H	ł	+	4	┞	H	╁	┪	-		t	1	è	-		P		H	╁	+	+			┝	ł	+	┨	-			╁	+	+	+	+	+	-	_	H		+	+	+	$\dashv$				+	1			ŀ		+.	.	,	
		ľ	H	4	4	۱			ļ							7					İ		l							١						1						l				l								ļ		1							l	ĺ						ľ	`						ľ		
		٨	- 1	4	4	3		<u> </u>	T	1	ВС	6		3			T		Ī	T	1			Ī		6				1		7		1		Ī	T				T	İ	Ī			Ī	Ī						T	T	Ť	1	1	1					t	İ	1	1	٠	•	•	١	1	•	٠	٠	•	1	. 2	z	
	-	4	ΙE	7	3	3		L	ŀ	1	5E	8		3			+					1												1		-	+				-	$\dagger$						-	1					+	1	1		1	_								•	•	•	c	)	•	•	•	•		. 2	2 (	c
				8								9																																																																			
89 11 17	5 3	8	39 D	10	1 4	۱				١	89 1D	12		4	89 19	12	2	4	8:	9 1 F	2	5	89  11	9 1:	3	5				l												ļ											89	9 1 · 3	1	3	89 13	14	3				١				•	•		1	۷	•	•	•	•	•	·   2	Z (	0
			1	10								13				1;				L	3			1																														1:			L	15																					
		١							Ì	l									ļ	-			١		ĺ			1		١												I							١				l			1							l									-							
89 1 97	6 3	8	39 3D	10	,	4			Ì		89 90	12	2	4	89 99	1:	2	4	8	9 1 F	2	5	8! 9!	9 1 F	3	5			ļ	1				1							T	t	1										8: 8:	9 1	1 :	3	89 93	14	3					Ì			•	•	•		7	•	•	•			.	z	0
1	7			10								13	3			1:	3			1	3			1	5																													1:	2			15																				-	
$\sqcap$	T	†	1		1	1		T	T	1			1	1		T	1		t	1	1		T	T	1				T	†			1	1		T	T			İ	1	†	Ť			T	T	1	1	1			t	T	t	†	1	1		54	5	3	†	+	†		•		•	1.	•	•	•	ŀ	•	†.	+	-	•
								L								L																_			_				_																					2	×	7										i							
		T																																																			Ì			1				į	5 + ×	7		1															

			L					_					_	١dd	_			•							,			_	
Symbol	Function	Details	⊢	MF	_	IM		L	A		L.,	)IR	_		-			+		-			┺-		_		R),Y	₽-	_
MVP (Note 8)	M(Y−K)←M(X−k) k=0−i−1	Transmits the data block. Transmission is done form the higher order address of the data block.	ορ	n	#	op n	#	op	n	#	ор	n #	ф	n	# c	рп	#	ор	n	#	op n	#	ор	n	#	op n	#	ор	n
NOP	PC←PC+1	Advances the program counter, but performs nothing else.		2	1		-		-						1	+				+			l			+	+		+
ORA (Note 1,2)	Acc←Acc∨M	Logical sum per bit of the contents of the accumulator and the contents of the memory is obtained. The result is entered into the accumulator.			-	09 2 42 4 09 4	3	L				4 2 4 6 3 6			4	5 5 6 2 7 5 8	3			-	6	3	42	8	3	9	3 3		8
PEA	M(S)←IMM2 S←S-1 M(S)←IMM1 S←S-1	The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order.											4																
PEI	$\begin{array}{l} M(S) \leftarrow M((DPR) + IMM + 1) \\ S \leftarrow S - 1 \\ M(S) \leftarrow M((DPR) + IMM) \\ S \leftarrow S - 1 \end{array}$	Specifies 2 sequential bytes in the direct page in the 2nd byte of the instruction, and saves the contents into the stack.											Sept.																
PER	EAR←PC+IMM2, IMM1 M(S)←EARH S←S-1 M(S)←EARL S←S-1	Regards the 2nd and 3rd bytes of the instruction as 16-bit numerals, adds them to the program counter, and saves the result into the stack.		4																									
РНА	m=0 M(S)←AH S←S-1 M(S)←AL S←S-1 m=1 M(S)←AL S←S-1	Saves the contents of accumulator A into the stack.																											
РНВ	m=0 M(S)←BH S←S-1 M(S)←BL S←S-1 m=1 M(S)←BL S←S-1	Saves the contents of accumulator B into the stack.																											
PHD	M(S)←DPRH S←S-1 M(S)←DPRL S←S-1	Saves the contents of the direct page register into the stack.																											
PHG	M(S)←PG S←S−1	Saves the contents of the program bank register into the stack.																											
РНР	M(S)←PSH S←S-1 M(S)←PSL S←S-1	Saves the contents of the program status register into the stack.																											
PHT	M(S)←DT S←S-1	Saves the contents of the data bank register into the stack.			1			T							1			Ī		1					1			П	

	_					_	_				-	-	_			-		-							A	dd	re	es	si	nç	, r	n	00	le	_			_					-	-	-									-					٦	P	ro	ce	SS	or	st	at	us	re	gi	ste	er
L(DI	R).\	1	Αŧ	BS		A	BS	.b	1	۱E	ss.	X	7	٩B	s.	Υ		AB	L	T	٩B	L.)	ĸΤ	(A												<u>`</u>		RE	EL	Т	DIF	R.b	.R	Αl	35.	b,R	T	s	R	Ţ	(S	R),	γĪ	В	LK		Mul	tiplic	ed tion	10	9	8	7	6	5 5	5 4	4	3	2	1	0
op n																																																		# (	00	n T	#	00	n	*	00	n	<u>"</u>	_	IPI		_	ılv	·   _	n s	<u>,</u>	n	7	7	С
<b>4</b>						**										-	,												-								7							,										14	9 ×	3 7				•	•	•	+	-	+		•			•	•
	T		T	†	1				l	İ			l		T					İ	Ì	İ	1			l						l	1						Ť	1	1				-		İ	t		1		1	1	Ť	1	1		1		٠	•	•	•	•	•	•	•	•	•	٠	•
17 10		οc	4	-	3				11		6 7	3	1	9 6		3		6		1	F 7		4			l		Ì				İ	İ	1					Ì	1							0:	3 5		2 1		8	2		1					٠	·	٠	N	•	1	1	•	•	٠	z	•
42 12 17 13		42 00			4				4:			4	4:			4				4	2 9 F 1		5			l		1				T	1						T	†							42	2 7	1	3 4		10	3								İ										
																																			5 7	3			•			-														•				•	•	•	•	•	1	•	•	•	•	•	•
															1																			l	6 7	2						_																		•	•	•	•	•	1		•	•	•	•	•
																																			6	3																								•	•	•	•	•	1.		•	•	•	•	•
																													- Total	(Carlos )	The state of the s			48	4	-																								•	•	•	•	•		•	•	•	•	•	•
																																	,		6	2																								•	•	•	•	•	•		•	•	•	•	•
																																		В	4	1																								•	•	•	•	•	1	•	•	•	•	•	•
$\dagger$		T	$\dagger$	1	1								t	T	$\dagger$					T	$\dagger$	+	1			T						İ	ľ	1B	3	1				1										1		$\dagger$			1	1		1		•		•	•	•	1	•	•	•	٠	•	•
																																		8	4	1																								•		•	•	•	•	•	•	•	•	•	•
										1																							8	зв	3	1					1																			•	•	•	•	•		•	•	•	•	•	•

· · · · · · · · · · · · · · · · · · ·			L								_							ηg												
Symbol	Function	Details		М			ΜM		,			DIF																		L(DIF
			οp	n	#	ор	n	# 0	p n	#	ор	n	#	ορ	n i	# O	рп	#	ор	n	#	оp	n :	# 0	pp n	#	ор	n	r or	ρn
РНХ	x=0 M(S)←XH S←S-1 M(S)←XL S←S-1 x=1 M(S)←XL S←S-1	Saves the contents of the index register X into the stack.																												
РНҮ	x=0 M(S)←YH S←S-1 M(S)←YL S←S-1 x=1 M(S)←YL S←S-1	Saves the contents of the index register Y into the stack.																												
PLA	m=0 S←S+1 AL←M(S) S←S+1 AH←M(S) m=1 S←S+1 AL←M(S)	Restores the contents of the stack on the accumulator A.																												
PLB	m=0 S←S+1 BL←M(S) S←S+1 BH←M(S) m=1 S←S+1 BL←M(S)	Restores the contents of the stack on the accumulator B.																												
PLD	S←S+1 DPRL←M(S) S←S+1 DPRH←M(S)	Restores the contents of the stack on the direct page register.																												
PLP	S←S+1 PSL←M(S) S←S+1 PSH←M(S)	Restores the contents of the stack on the processor status register.																												
PLT	S←S+1 DT←M(S)	Restores the contents of the stack on the data bank register.																												
PLX	x=0 S←S+1 XL←M(S) S←S+1 XH←M(S) x=1 S←S+1 XL←M(S)	Restores the contents of the stack on the index register X.																												
PLY	x=0 S←S+1 YL←M(S) S←S+1 YH←M(S) x=1 S←S+1 YL←M(S)	Restores the contents of the stack on the index register Y.																												

Γ	-					-				_		_							_		_	_			_	Ac	bb	re	es	siı	nç	<u> </u>	m	00	le	_																								_	T	Pr	0	се	SS	10	' S	ta	tus	s r	eç	gis	te	r
L	DIR)	Υ		B		A	B	S,t	J.	ΑE	38	,X	1	\B	S,`	Y		В							BS	3)	L	(Α	BS	3)	(A	BS	5,>	()	S	STI			RI								S,b,							),Y		BL	K	M ac	ultip cumu	olie	d on													
op	n	#	ор	n	#	ορ	n	#	,	р	n	#	op	o n	,	#	ор	n	#	q	n	1	# (	p	n	#	ор	n	1	#	ор	n	T	#	ор	n	#	ot	n		#	ор	n	#	0	pr	n	#	ор	n	#	op	n	#	٥ç	n	#	Q	p n	#	#		Pι				/ r							
																																			DA	4	1																									•	•	•	•	•		•	• .	•	•			•
																																			5A	4	1														A											•	•						•	•				•
									٠																									i	68	5	1																									•	•		N		•	•	•	•	•	2	2	•
																														- The second					42 68	7	2					Service Communication of the C																				•	•	•	N			•	٠	•	•	Z	7	•
																																			2B	5	1																									•	•	•	•	•		•	•	•			•	•
																																				6	1																									V	alı				ed							
								Ī		1					T						Ī	T		Ī											AB	6	1			Ī							T														Ī	•	•	•	N	1	·	$\cdot$	•	•		2	2	•
																																		•	FA	5	1																									•	•	•	N			•	•	•	•	. 2	7	•
																																			7A	5	1																									•	•	•	N			•	•	•		1	7 -	•

					_		_					_	٩d٥	_				 -		т				 _	
Symbol	Function	Details	L	MP n #		MM	_L	A			IR		DIR	_			_	_					(DIF		
PSH (Note 5)	M(S)←A, B, X···	Saves the registers among accumulator, index register, direct page register, data bank register, program bank register, or processor status register, specified by the bit pattern of the second byte of the instruction into the stack.	ф				# 10	PIII	#	ф				#	op ii	#	ор	# 101	p III	#	op II	#	σφ II	9	
PUL (Note 6)	A, B, X←M(S)	Restores the contents of the stack to the registers among accumulator, index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction.																							
RLA (Note 12)	m=0 i bit rotate left  ← b15 ··· b0 ←  m=1 i bit rotate left  ← b7··· b0 ←	Rotates the contents of the accumulator A, i bits to the left.			89 49	6 + i 6 + i	3																		
RMPA (Note 15)	m=0 Repeat B, A←B, A+M(DT, X)× M(DT, Y)(with sign) X←X+2 Y←Y+2 i←i-1 Until i=0  m=1 Repeat BL,AL←BL,AL+M(DT,X)× M(DT, Y)(with sign) X←X+1 Y←Y+1 i←i-1 Until i=0	Performs signed multiplication of the data in the memory specified by index register X and data bank register, and the data in the memory specified by index register Y and data bank register. The multiplication result is added as binary addition to the data of which highorder is the contents of accumulator B, and of which low-order is the contents of accumulator A. The high-order result is stored in accumulator B, and the low-order result is stored in accumulator A again. After the addition, when the data length flag (m) is "0", each of the contents of index register X and index register Y is incremented by 2. Additionally, the number of multiplication and addition is decremented by 1. When the data length flag (m) is "1", each of the contents of index register X and index register Y is incremented by 1. Additionally, the number of multiplication and addition and addition is decremented by 1. The above multiplication and addition are repeated until the number of multiplication and addition is "0".																							
ROL (Note 1)	m=0 ← [b15··· b0] ← [C] ←	Links the accumulator or the memory to C flag, and rotates result to the left by 1 bit.					2	A 2			7 2				36 7										
	m=1 ← <u>b7····b0</u> ←C←						4 2	2 4 A 4	2																
ROR (Note 2)	$\begin{array}{c} m=0 \\ \hline \rightarrow C \rightarrow b_1 \\ \hline \end{array}$	Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit.						A 2		L	7 2 B				76 7										
	m=1 →C →b7···b0 →						6	2 4 A	2																

Γ							_	_																		_	40	bb	re	s	siı	ng	- ) r	m		le			-		-	_	-		-	_			 			_		-						Ti	Pr	00	es	sc	or s	sta	atu	ıs	re	gis	ste	ŗ
L	DIR	),Y	1	٩B	s	Ţ	<b>4</b> B	S	b	Α	В	S,2	x	Α	BS	S,`	7	4	۱B	L	1	۱B	L,>	d	(A												TK	7	F	ЗE	L	D	IR,	b,F	1	ABS	S,b	,R	SF	₹	(	SR	),Y	T	BL	K	Max	ultij	plie													
	n																																																							#	٥	p n	#	T	IF	ı L	T	N	v	m	×	c	)		zİ	ᆲ
																										and the first term of the second seco										2i1 B	111 + 111 + 112 + 1	2 i <sub>2</sub> i <sub>2</sub> 2																					The state of the s		If of va	re:	sto'S,	ore, i	ed it	th be	ne eco	con	on	ters	nts	
																		Ì																	ľ	3i1 	+	4i2																																		
																																																	le le	The sales		100 13	T COLUMN TO SERVICE										•	•	•	•	•		•	•	•	•
			THE WAR AND ADDRESS OF THE PARTY OF THE PART									A CONTRACTOR OF THE PROPERTY O	The state of the s																																													9 6 2 + ×						N	<						Z	C
			2E	8	3					3E	9		3																																																		•	Z	•	•	•	•	•	• 2	Z	С
																																																							L																	
			6E	8	3					7E	9		3																																															٠			•	2	•	•	•	•		. 2	2	C

			Γ										,	Add	dre	ssi	ng	m	100	le					_		_		
Symbol	Function	Details		M			ΜM		1			DIR		DIR				_		-	Ļ					-		_	(DIR)
			οp	n	#	ор	n i	# 0	p n	#	op	n	# o	ρn	#	op r	1 #	op	n	#	ор	n	# 0	pp n	#	ор	n #	Ор	n #
RTI	$\begin{array}{l} S \leftarrow S+1 \\ PSL \leftarrow M(S) \\ S \leftarrow S+1 \\ PSH \leftarrow M(S) \\ S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \\ S \leftarrow S+1 \\ PC \rightarrow M(S) \\ S \leftarrow S+1 \\ PG \leftarrow M(S) \\ \end{array}$	Returns from the interruption routine.	40	9																									
RTL	$\begin{array}{c} S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \\ S \leftarrow S+1 \\ PG \leftarrow M(S) \end{array}$	Returns from the subroutine. The contents of the program bank register are also restored.	6B	7																									
RTS	S←S+1 PCL←M(S) S←S+1 PCH←M(S)	Returns from the subroutine. The contents of the program bank register are not restored.	60	5										2															
SBC (Note 1, 2)	Acc, C←Acc−M−C	Subtracts the contents of the memory and the borrow from the contents the accumulator.					2 2 4 4				42	4	3			(	5 2 6 7 3				F2 42 F2	6	3 4	8	3	42	9		8 2 8 10 3
SEB (Note 4)	Mb ←1	Makes the contents of the specified bit in the memory "1".		í									0	4 8	_														
SEC	C←1	Makes the contents of the C flag "1".	38	2																									
SEI	l←1	Makes the contents of the I flag	78	2																									
SEM	m←1	Makes the contents of the m flag "1".	F8	2	- I																								
SEP	PSb←1	Set the specified bit of the processor status register's lower byte (PSL) to "1".					3	2																					
STA (Note 1)	M←Acc	Stores the contents of the accumulator into the memory.									l	5				-  -	5 2					8		8	1		8		9 2
											42 85	6 7	3			42 7 95 7	3					9 .	3 4	12 9 31 10		Ia.L	9 3 10		11 3 12
STP		Stops the oscillation of the oscillator.	DB	<u>-</u>	1								Ţ																
STX	M←X	Stores the contents of the index register X into the memory.										5						L	5 5	2									
STY	M←Y	Stores the contents of the index register Y into the memory.									84	5	2		9	94 5	5 2						J						
TAD	DPR←A	Transmits the contents of the accumulator A to the direct page register.		2																									
TAS	S←A	Transmits the contents of the accumulator A to the stack pointer.	1B	2	- I																								

г													_												_		dr	_	_	in	_			de	_		_	_																_						T	)rc	-			r e	tat	LIC.		egi	eta	
1,	DIR)	νĪ	ΔΙ	BS	Т	Δ1	RS	: h	T	AR.	S .	γĪ	ΔΕ	RS	. •	Т	Δ	RI		ΓΔ	RI	_,X	T	ΔΕ												ΓK	$\top$	-	RE	=1	T	DIE	h l	ŧΤ	AB	Sh	R		SF	-	15	SR	),Y	T 6	3L	·	Mu	Iltip	lied										2		
	n																																																					OD.	<u></u>	#	acci on	umul n	ation #	Ť	IP								-		
٣	ä	7	-	+	+	٦		ľ	ľ		+	-	ορ.	Ü	ľ	ť	Ρ.		"	٦	_	Ť	ľ	+	+	+	٦		-	ť	+			f	+	+	Ť	٦٢	Ë	ť	ť	+	Ť	+	+	1	_	٦٦	-	ľ		Ť	Ë	1	Ä	Ë	"	-	<u> </u>	+	_	_		_		_	_	tac	_	_	$\dashv$
									1000																																														<u> </u>					•				•	•	•	•	•	•	•	
																							L																		l					_		1																							
ı	10 11		1	4	1				l	7	7	١	l	7		ŀ	1	7			9	4	l			$\frac{1}{1}$				l			:	$\mid$			4			L	-	1						42	6	2	F3	9								ľ	•			1	v	•	•	•	•	Z	C
F7	12 13	E	DE	5						9			F9	9		E	F	9	٠	FF	11	5	l											L									1					E3	8	ľ	F3	11	ľ																		
					0	C	9 11	4																																					2.4																•			•	•	•	•	•	٠		
		Ť							Ī							l							Ī		Ī	Ì				Ī						1					-		Ī	1																	•			•	•	•	•	•	•	•	1
		Ť		ł	1				f	İ						l	1	1					t			t	1			t	1	1	A	ĺ			1		_	T	t	$\dagger$	$\dagger$	†	+	1	-		-		l	T					H		-	ŀ		1	†	1		•	+	-	1		•
-	1	+	-		+				ŀ				1			ŀ			-				}	l		Ì		4	P								-		-		$\dagger$	+	t		+	1					l									ŀ		-	1	-	•	1	+	+	1	•	
			Ì																									Ó														1	1																		•						ed "1"		ag	l b∈	<b>∋-</b>
	9 10 11		2 7	3 4	١					5	;	l	t	5		l	1	3			9	5																									-		5 7	3	93 42 93	9	3								•		•		•	•	•	•	•	•	
																			ď											Ī							T				I																				ŀ	•	•		•	•	1		•	•	
		1	6	5 3	١																																																							ŀ			•			•			•		
		8	C 5	3	3																													L																										L	•					•		1	٠		•
																																																															-		•   •	•	•	•	•	•	
									L																																																			•	•	•	•	ŀ	•	•	•	•	•	·	

			L					_			_			٩d	dre	_		<del>-</del> -		ode				_						
Symbol	Function	Details		IM			ИΜ		A	•		OIR		DIF						IR,		(DI		1.		- 1	(DI			(DIR
TAX	X←A	Transmits the contents of the ac-	-	2		op	n i	# 0	p n	#	ор	n ·	# O	n	#	op	n	#	ор	n i	#	op n	#	or	n	#	ор	1 #	ОР	n
TAY	Y←A	cumulator A to the index register X.  Transmits the contents of the accumulator A to the index register Y.	A8	2	1	+	+	+	t	ļ	-		+	<u> </u>				$\dashv$			1		l	$\mid$	l		1	+	H	$\parallel$
TBD	DPR←B	Transmits the contents of the accumulator B to the direct page register.	42 5B	2 4 3 4	2			$\parallel$																				+		
TBS	S←B	Transmits the contents of the accumulator B to the stack pointer.		4			1						Ī								1		T	ľ				T	T	
ТВХ	X←B	Transmits the contents of the accumulator B to the index register X.	42 AA		2			Ī													1	T		l					1	
TBY	Y←B	Transmits the contents of the accumulator B to the index register Y.	42 A8	4	2			T							1								Ī	Ī					T	
TDA	A←DPR	Transmits the contents of the direct page register to the accumulator A.	7B	2	1																									
TDB	B←DPR	Transmits the contents of the di- rect page register to the accumula- tor B.	42 78	4	2						1																			
TSA	A←S	Transmits the contents of the stack pointer to the accumulator A.	3E	2	1					6			T	Ī										Ī					Ī	
TSB	B←S	Transmits the contents of the stack pointer to the accumulator B.	42 38		2	7	1		1				I																T	
TSX	X←S	Transmits the contents of the stack pointer to the index register X.	ВА	2	1			Ī					T		,									Ī						
TXA	A←X	Transmits the contents of the index register X to the accumulator A.	84	2	1			Ī																Ī						
TXB	B←X	Transmits the contents of the index register X to the accumulator B.	42 8A		2										Γ									Ī						
TXS	S←X	Transmits the contents of the index register X to the stack pointer.	9A	2	4 1																									
TXY	Y←X	Transmits the contents of the index register X to the index register Y.		2																										
TYA	A←Y	Transmits the contents of the index register Y to the accumulator A.	98	2	1																									
TYB	B←Y	Transmits the contents of the index register Y to the accumulator B.	42 98		2																									
TYX	X←Y	Transmits the contents of the index register Y to the index register X.	BE	2	1																									
WIT		Stops the φCPU, φBIU.	CE	E	1																									
XAB	A⇔B	Exchanges the contents of the ac- cumulator A and the contents of the accumulator B.	89 28	5																										

Γ			_				_		_	-			_	-			-	_	_								7	١d	dr	e	SS	sir	ng	n	nc	od	e	_	-													_										_	Т	Pr	00	es	SSO	or.	sta	itu	s r	reg	jisi	te	7
L(C	IR),	Υ	Α	BS	 S	F	B	S,I	J	Α	35	 S,>	d	Α	BS	3,`	Y		ΑI	ВL		Α	BL	,X	I	(Al	38	)	L(	٩E	38		(AE	BS	,X	1	S	rĸ		F	RE	L	1	DIF	₹,b	R	ΑĒ	38,	b,R	1	s	R		(SF	R),	γŢ	В	BLK	(	Mu	ıltip umu	liec	d 1	0	9	8	7	6	5	4	3	2	1	T	٦
	n i																																							ор	n	#	0	p	n	#	ορ	n	#	0	p r	1 4	# 0	эр	n	# (	эp	n	#	ор	n	#	*	11	PL	.	N	V	m	x	D	ī	Z	2	╗
П	$\top$	†	7	7		T	t	t	1			T	1			T	1		T	1	_				t	1	Ť	1			T	1	1			T	1	1	1			T	Ť	†	1			Ī		Ť	T		1	1	İ	1	7	7			T	T	Ţ	-	•	-	N	•	•		•		z		.
Ц		$\perp$					L				_					L			L	1					L	_					L	1		_		L		1				L		1				L	L	l	1	1	1	1			1	1			L	L	ı		İ	-									1
													l																																								Ì											• •	•	•	N	•	•	•		•	Z		,
						Ì			l																Ī																												Ī										ľ	•	•	•	•	•		•		•			-
	+	1		-			-	+				L	ł				1			1		_			ł		İ	1				$\dagger$				t							$\dagger$							ł	+	+	$\dagger$	+		1	1	-					+		•	+	•	•	•	•	•	-			-
	+	+	+			┞			-				1				1	_	-		-			_	+	$\frac{1}{1}$	+	1				+	1			ł	+	+	+			F	$\dagger$	+	1					ł	+	+	$\dagger$	1		$\dagger$	+	-	-	_		+	+	•	•	•	N		-	•	-	-	Z		$\cdot  $
-	+	+	+			  -		+	1			-	1			l	+		H	+					1	+		-				1				-			-				+	+	1					$\mid$			1	+				_		-		L	+	+	•	-	N			•			Z		-
H	+	+	+			-		+			_		+	-		-	+		-	+	-			_	+	+	+	-				+				<del> </del>	+	+	-				+	+	-					$\mid$	+	-		+							-	-	+	+			N				-		z		$\ $
																																																												L															
																																																																	•	•	Ν	•	•	•	•	•	Z		,
		+	+					+	1	_			1					_		1					T			1				t				l		T					$\dagger$		4	_	9			1			1	Ì		t							1	+	•	-	Ν	•	•		•	ŀ	z		
		$\dagger$						l	1	_			1	-		l	1		T	1						Ì						t	1			t		1												t	+	ŀ	$\dagger$	1		†	1						†	+	•	-	N	•	•	•	•		Z	•	
	Ť	$\dagger$	+					l	1				t			l	1		İ	1					t	Ì	+	1				$\dagger$				l									1					t			†	1								t	†	+	•	1	N	•	•	٠	•		Z		
		1					T	$\dagger$	1			l	1	_		T	1								t			1				l	1	4							•		t	+						İ	1	l	1	†	1			1					1	+	•	-	N	•	•	•			Z		
	+	$\dagger$	+	_					1	-				_		T				1		_			l	†				4	P					6			1				l		1	-				t	+	t	$\dagger$	+	1	+		1				t	†	+		-	N		•		•	•	٠z		
		$\dagger$	+					+	ł			-	1				1		-	1														F		l			1			r	l	t						l	+	l	1	+	1	1						l	1	•	•	•	•	•	٠	•		•			1
		$\dagger$	+						1									_	l	$\dagger$	1									P		l	1			l		l	1				l							t			t			1							†	+	•	-	N	•		•			Z	ŀ	1
1		$\dagger$	+	+										-		-									1		l					t				t	+	$\dagger$	+			-	t	+						+			$\dagger$	+	1	$\dagger$	+	1	1		-		†	+	•	-	N		•		•	•	Z		
		$\dagger$	+	-		-	-		+	-	_																Ì	$\frac{1}{2}$				$\dagger$	1			l	+	$\dagger$	+			<u> </u>	+	+	+	-		-	-		+	+	$\dagger$	+	+	$\dagger$	+	1	+			$\vdash$	†	+	•	-	N		•	•	-	•	Z	1	1
		$\dagger$	+	1					+				$\dagger$				1								-	$\dagger$	$\dagger$	+	+		-	$\dagger$				t		1	1					+	+				-	f	+		$\dagger$		+	$\dagger$			-			_	+	+	•	•	N		•				Z	+	-
		+	+	-					$\frac{1}{1}$			-	1				1	-		-	-					+	+					$\dagger$	-		_	t	+	+	+			-		1	+					-													1	+	-	+	•		•	•			+		1
+	+	+	+	-			-	-			_	-	$\frac{1}{1}$				1			+	1	_		-	+	1	+	1				+				-		1	+					+						-	+	+	$\dagger$		$\downarrow$		+	-		_			+	+	•	•	N		•		•	-	Z	-	-
																																																														L	$\rfloor$												

## Appendix 7. Machine instructions

#### Notes for machine instructions table

A number of cycles on the upper row is the number when fetching instructions at 2  $\phi$  access in low-speed running under the condition of f (XIN)  $\leq$  25 MHz. A number of cycles on the lower row is the number when fetching instructions at 3  $\phi$  access in high-speed running under the condition of 25 MHz < f (XIN)  $\leq$  40 MHz.

The cycles' number of addressing modes concerning DPR is the number of the case of DPR="0". When DPR  $\neq$  "0", the number of cycles is incremented by 1.

The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory accessed is odd address or even address. It also differs when the external area is accessed by BYTE="H". This table shows the fastest number of cycles for each instruction.

- Note 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.
- Note 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 3. The operation code on the upper row is used for branching in the range of –128 to +127, and the operation code on the lower row is used for branching in the range of –32768 to +32767.
- Note 4. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

Note 5

Type of register	Α	В	Х	Υ	DPR	DT	PG	PS
Number of cycles	2	2	2	2	2	1	1	2

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 11. it indicates the number of registers among A, B, X, Y, DPR, and PS to be saved. iz indicates the number of registers among DT and PG to be saved.

Note 6.

I	Type of register	Α	В	Х	Υ	DPR	DT	PS
ſ	Number of cycles	3	3	3	3	4	3	3

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 12. it indicates the number of registers among A, B, X, Y, DT, and PS to be restored. i2=1 when DPR is to be restored, and i2=0 when DPR is not to be restored.

Note 7. The number of cycles is the case when the number of bytes to be transferred is even.

When the number of bytes to be transferred is odd, the number is calculated as;

$$5 + (i/2) \times 7 + 6$$

Note that, (i/2) shows the integer part when i is divided by 2.

Note 8. The number of cycles is the case when the number of bytes to be transfered is even.

When the number of bytes to be transferred is odd, the number is calculated as:

$$9 + (i/2) \times 7 + 8$$

Note that, (i/2) shows the integer part when i is divided by 2.

- Note 9. The number of cycles is the case in the 16-bit ÷ 8-bit operation. The number of cycles is incremented by 8 for 32-bit + 16-bit operation.
- Note 10. The number of cycles is the case in the 8-bit  $\times$  8-bit operation. The number of cycles is incremented by 4 for 16-bit  $\times$  16-bit operation.
- Note 11. When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 12. When flag m is 0, the byte in the table is incremented by 1.
- Note 13. When a zero division interrupt occurs, the number of cycles is the number when it does not occur decremented by 3. It is regardless of the data length.
- Note 14. When a zero division interrupt occurs, the number of cycles is the o'. announced number when it does not occur decremented by 5. It is regardless of the data length.
- Note 15. The number of cycles is the case when flag m is 1. When flag m=0, the number is calculated as; 6 + 20 × i

# Appendix 7. Machine instructions

## Symbols in machine instructions table

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	∀	Exclusive OR
IMM	Immediate addressing mode	_	Negation
Α	Accumulator addressing mode	←	Movement to the arrow direction
DIR	Direct addressing mode	$\rightarrow$	
DIR, b	Direct bit addressing mode	⇔	
DIR, X	Direct indexed X addressing mode	Acc	Accumulator
DIR, Y	Direct indexed Y addressing mode	Α	Accumulator A
(DIR)	Direct indirect addressing mode	Ан	Accumulator A's upper 8 bits
(DIR, X)	Direct indexed X indirect addressing mode	AL	Accumulator A's lower 8 bits
(DIR), Ý	Direct indirect indexed Y addressing mode	В	Accumulator B
L (DIR)	Direct indirect long addressing mode	Вн	Accumulator B's upper 8 bits
L (DIR), Y	Direct indirect long indexed Y addressing mode	BL	Accumulator B's lower 8 bits
ABS "	Absolute addressing mode	X	Index register X
ABS, b	Absolute bit addressing mode	Хн	Index register X's upper 8 bits
ABS, X	Absolute indexed X addressing mode	XL	Index register X's lower 8 bits
ABS, Y	Absolute indexed Y addressing mode	Υ	Index register Y
ABL	Absolute long addressing mode	YH	Index register Y's upper 8 bits
ABL. X	Absolute long indexed X addressing mode	YL	Index register Y's lower 8 bits
(ABS)	Absolute indirect addressing mode	s	Stack pointer
L (ABS)	Absolute indirect long addressing mode	PC	Program counter
(ABS, X)	Absolute indexed X indirect addressing mode	PCH	Program counter's upper 8 bits
STK	Stack addressing mode	PCL	Program counter's lower 8 bits
REL	Relative addressing mode	PG	Program bank register
DIR, b R	Direct bit relative addressing mode	DT	Data bank register
ABS, b, R	Absolute bit relative addressing mode	DPR	Direct page register
SR	Stack pointer relative addressing mode	DPRH	Direct page register's upper 8 bits
(SR), Y	Stack pointer relative addressing mode	DPRL	Direct page register's lower 8 bits
(311), 1	addressing mode	PS	Processor status register
BLK	Block transfer addressing mode	PSH	Processor status register's upper 8 bits
Multiplied	Multiply and accumulate addressing mode	PSL	Processor status register's lower 8 bits
accumulation	Multiply and accumulate addressing mode	PSb	Bit in processor status register
	Operation code	M	Memory
op n	Number of cycle	M(S)	Contents of memory at address indicated by
#	Number of byte	IVI(S)	stack pointer
# C	Carry flag	Мь	Bit in memory location
Z	Zero flag	ADH	Value of 24-bit address's upper 8-bit (A23-A16)
1	Interrupt disable flag	ADM	
D		ADL	Value of 24-bit address's middle 8-bit (A15-A8)
	Decimal operation mode flag Index register length selection flag	IMM	Value of 24-bit address's lower 8-bit (A7–A0) Immediate value
X	Data length selection flag	EAR	
m V	Overflow flag	EAR	Executed address (16 bits) Upper 8-bit address executed
V N		EARL	Lower 8-bit address executed
	Negative flag		
IPL	Processor interrupt priority level	bn	Bit position of accumulator or memory indicated
+ ,	Addition	:	by n
_	Subtraction	I	Number of transfer byte, rotation or repeated
×	Multiplication	1. 1-	operation
÷	Division	i1, i2	Number of registers pushed or pulled
$\wedge$	Logical AND		
$\vee$	Logical OR		

## Appendix 8. Examples of noise immunity improvement

Generally effective examples of noise immunity improvements are described below. Although the effect of these countermeasure depends on each system, refer to the following when an noise-related problem occurs.

#### 1. Short wiring length

The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.

#### (1) Wiring for RESET pin

Make the length of wiring connected to RESET pin as short as possible. In particular, connect a capacitor between RESET pin and Vss pin with the shortest possible wiring (within 20 mm).

Reason: If noise is input to RESET pin, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 5. Wiring for RESET pin

#### Appendix 8. Examples of noise immunity improvement

#### (2) Wiring for clock input/output pins

- Make the length of wiring connected to the clock input/output pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator and Vss pin of the microcomputer, as short as possible (within 20 mm).
- Separate the Vss pattern for oscillation from all other Vss patterns. (Refer to Figure 14.)

Reason: The microcomputer's operation

synchronizes with a clock generated by the oscillation circuit.

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.

Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 6. Wiring for clock input/output pins

### (3) Wiring for CNVss pin

Connect CNVss pin to Vss pin with the shortest possible wiring.

Reason:

The processor mode of the microcomputer is influenced by a potential at CNVss pin when CNVss and Vss pins are connected.

If the noise causes a potential difference between CNVss and Vss pins, the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 7. Wiring for CNVss pin

#### (4) Wiring for CNVss (VPP) pin of built-in PROM version

#### < In single-chip or memory expansion modes>

- Connect CNVss (VPP) to Vss pin of the microcomputer with the shortest possible wiring.
- If the above countermeasure can not be taken, insert an approximate 5 k $\Omega$  resistor between CNVss (V<sub>PP</sub>) and Vss pins and be sure to make the distance between the resistor and CNVss (V<sub>PP</sub>) pin as short as possible.

#### < In microprocessor mode>

● Connect CNVss (VPP) pin to Vcc pin with the shortest possible wiring.

**Reason:** CNVss (V<sub>PP</sub>) pin is connected to the internal ROM in the low-impedance state. (Noise is easily fed to the pin in this condition.)

If noise enters the CNVss (VPP) pin, incorrect instruction codes or data is fetched from the built-in PROM. This may cause a program runaway.




Fig. 8. Wiring for CNVss (VPP) pin of built-in PROM version

## Appendix 8. Examples of noise immunity improvement

#### 2. Connection of bypass capacitor between Vss and Vcc lines

Connect an approximate 0.1  $\mu$ F bypass capacitor as follows:

- Connect a bypass capacitor between the Vss and Vcc pins, at equal lengths.
- The wiring connecting the bypass capacitor between the Vss and Vcc pins should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than the other signal lines.





Fig. 9. Bypass capacitor between Vss and Vcc lines

- 3. Wiring for analog input pins, analog power source pins, etc.
- (1) Processing analog input pins
  - Connect a resistor to the analog signal line, which is connected to an analog input pin, and make the connection as close to the microcomputer as possible.
  - Connect a capacitor between the analog input pin and AVss pin, as close to the AVss pin as possible.

**Reason:** A signal which is input to the analog input pin is usually an output signal from a sensor. The sensor which measures changes in status tends to be installed far from the microcomputer printed circuit board. The result is long wiring that becomes an antenna which picks up noise and feeds it into the microcomputer analog input pin.

If a capacitor between an analog input pin and AVss pin is grounded far away from AVss pin, noise on the GND line may enter the microcomputer through the capacitor.



Notes 1 : Design an external circuit for ANi pin so that charge/discharge is available within 1 cycle of \$\phi\_{AD}\$.

2: This resistor and thermistor are used to divide resistance.

Fig. 10. Example of noise immunity improvement using thermistor

## Appendix 8. Examples of noise immunity improvement

#### (2) Processing analog power source pins, etc.

- Use independent power sources for Vcc, AVcc and VREF pins.
- Insert capacitors between the AVcc and AVss pins, and between the VREF and AVss pins.

Reasons: Prevents the A-D converter from noise on the Vcc line.




Fig. 11. Processing analog power source pins, etc.

#### 4. Oscillator protection

The oscillator which generates the basic clock for the microcomputer operations must be protected from the affect of other signals.

#### (1) Distance oscillator from signal lines with large current flows

current flows through the signal

Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.

Reason: A microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large

lines.




Fig. 12. Connection of signal wires where a large current flows

#### (2) Distance oscillator from signal lines with frequent potential level changes

- Install an oscillator and a connecting pattern of an oscillator away from signal lines in which potential levels change frequently.
- Do not cross the signal lines over the clock-related or noise-sensitive signal lines.

Reason: Signals lines with frequently changing potential levels may affect other signal lines at a rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.




Fig. 13. Wiring of rapidly level changing signal wire

## Appendix 8. Examples of noise immunity improvement

#### (3) Oscillator protection using Vss pattern

Print a Vss pattern on the bottom (soldering side) of a double-sided printed circuit board, under the oscillator mount position.

Connect the Vss pattern to Vss pin of the microcomputer with the shortest possible wiring, separating it from other Vss patterns.




Fig. 14. Vss pattern underneath mounted oscillator

#### 5. Setup for I/O ports

Setup I/O ports by hardware and software as follows:

#### <Hardware protection>

• Connect a resistor of 100 ohms or more to an I/O port in series.

#### <Software protection>

- As for an input port, read data several times for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port Pi register periodically.
- Rewrite data to port Pi direction registers periodically.




Fig. 15. Setup for I/O ports

## Appendix 8. Examples of noise immunity improvement

#### 6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss and Vcc patterns must each be one of the middle layers.
- The following is necessary for double-sided printed circuit boards:

On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.

On the opposite side, the Vcc line is wired the same as the Vss line.

The power source lines of external devices which are connected by bus to the microcomputer must be connected to the microcomputer's power source lines with the shortest possible wiring.

**Reasons:** With external devices connected to the microcomputer, the levels of many of the signal lines (total external address buses: 24 bits) may change simultaneously, causing noise on the power source line.



## Appendix 9. Q & A

Information which may be helpful in fully utilizing the 7751 Group is provided in Q & A format.

In Q & A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)

At the upper right corner of each page, the main function related to the contents of description in that page is listed.




### Appendix 9. Q & A

Interrupt

Q

If an interrupt request (b) occurs while executing an interrupt routine (a), is the main routine is not executed before the INTACK sequence for the next interrupt (b) is executed after the interrupt routine (a) under execution is completed?




#### Condition

- I is cleared to "0" with the RTI instruction.
- The interrupt priority level of the interrupt (b) is higher than the main routine IPL.
- The interrupt priority detection time is 2 cycles of  $\phi$ .


# A

Sampling for interrupt requests are performed by sampling pulses generated synchronously with the CPU's op-code fetch cycles.

(1) If the next interrupt request (b) occurs before the sampling pulse (①) for the RTI instruction is generated, the microcomputer executes the INTACK sequence for (b) without executing the main routine (not even one instruction) because sampling is completed while executing the RTI instruction.



(2) If the next interrupt request (b) occurs immediately after generating of the sampling pulse ①, the microcomputer executes one instruction of the main routine before executing the INTACK sequence for (b) because the interrupt request is sampled by the next sampling pulse ②.



Interrupt



There is a routine where a certain interrupt request should not be accepted (with enabled acceptance of all other interrupt requests). Accordingly, the program set the interrupt priority level select bits of the interrupt to be not accepted to "0002" in order to disable it before executing the routine. However, the interrupt request of that interrupt has been accepted immediately after the priority level had been changed. Why did this occur and what can I do about it?


Interrupt request is accepted in this  $\rightarrow$  ; Writes "0002" to interrupt priority level select bits. ; Clears interrupt request bit to "0." ; Instruction at the beginning of the routine that should not accept one certain interrupt request.

A

When changing the interrupt priority level, the microcomputer can behave "as if the interrupt request is accepted immediately after it is disabled "<u>if the next instruction</u> (the **LDA** instruction in the above case) is already stored in the BIU's instruction queue buffer and conditions to accept the interrupt request which should not be accepted are met immediately before executing the instruction which is in that buffer.

When writing to a memory or an I/O, the CPU passes the address and data to the BIU. Then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing data into the actual address. Detection of interrupt priority level is performed at the beginning of each instruction.

In the above case, in the interrupt priority detection which is performed simultaneously with the execution of the next instruction, the interrupt priority level before changing it is detected and the interrupt request is accepted. It is because the CPU executes the next instruction before the BIU finishes changing the interrupt priority levels.



### Appendix 9. Q & A

Interrupt



To prevent this problem, use software to execute the routine that should not accept a certain interrupt request after change of interrupt priority level is completed. The following shows a sample program.

## [Sample program]

After an instruction which writes "0002" to the interrupt priority level select bits, fill the instruction queue buffer with the **NOP** instruction to make the next instruction not be executed before the writing is completed.

.

LDM #00H, XXXIC; Sets the interrupt priority level select bits to "0002."

NOP ;

NOP

LDA A,DATA ; Instruction at the beginning of the routine that should not accept a certain

interrupt request

(2/2)

Interrupt

Q

- (1) Which timing of clock  $\phi_1$  is the external interrupts (input signals to the  $\overline{INT_i}$  pin) detected?
- (2) How can four or more external interrupt input pins (INT<sub>i</sub>) be used?

# A


- (1) In both the edge sense and level sense, external interrupt requests occur when the input signal to the  $\overline{INT_i}$  pin changes its level regardless of clock  $\phi_1$ .

  In the edge sense, the interrupt request bit is set to "1" at this time.
- (2) There are two methods: one uses external interrupt's level sense, and the other uses the timer's event counter mode.

#### ① Using external interrupt's level sense

In hardware, input a logical sum of multiple interrupt signals (e.g., 'a', 'b', and 'c') to the INTi pin, and input each signal to each corresponding port.

In software, check the port's input levels in the INT; interrupt routine to determine that which of the signals 'a', 'b', and 'c' is input.



#### 2 Using timer's event counter mode

In hardware, input interrupt signals to the TAin pins or TBin pins.

In software, set the timer's operating mode to the event counter mode and a value "000016" into the timer register to the effective edge.

The timer's interrupt request occurs when an interrupt signal (selected effective edge) is input.

Serial I/O (UART mode)


Q

In the case selecting the  $\overline{\text{CTS}}$  function in UART (clock asynchronous serial I/O) mode, when the transmitting side check the  $\overline{\text{CTS}}$  input level ?




It is check near the middle of the stop bit (when two stop bits are selected, the second stop bit).

Input level to CTSi pin is checked near here.



Input level to CTSi pin is checked near here.



n: 1-bit length


Hold function

Q

When "L" level is input to the HOLD pin, how long is the bus actually opened?

Α

The bus is opened after 50 ns at maximum has passed from the rising edge of next clock  $\phi_1$  when the  $\overline{\text{HLDA}}$  pin output becomes "L" level.



 $t_{\text{pxz}(\text{HOLD-PZ})}$ : Maximum 50 ns

## Appendix 9. Q & A

Processor mode

Q


If the processor mode is switched as described below by using the processor mode bits (bits 1 and 0 at address 5E<sub>16</sub>) during program execution, is there any precaution in software?

- Single-chip mode → Microprocessor mode
- Memory expansion mode → Microprocessor mode

# A

If the processor mode is switched as described above by using the processor mode bits, the mode is switched simultaneously when the cycle to write to the processor mode bits is completed. Then, the program counter indicates the address next to the address (address XXXX<sub>16</sub>) that contains the write instruction for the processor mode bits. Additionally, access to the internal ROM area is disabled. However, since the instruction queue buffer can prefetch up to three instructions, the address in the external ROM area and is accessed first after the mode is switched is one of  $XXXX_{16} + 1$  to  $XXXX_{16} + 4$ . The instructions at addresses  $XXXX_{16} + 1$  to  $XXXX_{16} + 3$  in the internal ROM area can be executed. To prevent this problem, process the following by software.

① Write the write instruction for the processor mode bits and next instructions (at least three bytes) at the same addresses both in the internal ROM and external ROM areas. (See below.)



② Transfer the write instruction for the processor mode bits to an internal RAM area and make a branch to there in order to execute the write instruction. After that, make a branch to the program address in the external ROM area. (Contents of the instruction queue buffer is initialized by a branch instruction.)

**SFR** 

Q

Is there any SFR for which instructions that can be used to set registers or bits are limited?

# A

Use the **STA** or **LDM** instruction to set the registers or the bits listed below. Do not use read-modify-write instructions (i.e., **CLB**, **SEB**, **INC**, **DEC**, **ASL**, **ASR**, **LSR**, **ROL**, and **ROR**).

UARTO baud rate register (address 31<sub>16</sub>)

UART1 baud rate register (address 39<sub>16</sub>)

UARTO transmit buffer register (addresses 33<sub>16</sub>, 32<sub>16</sub>)

UART1 transmit buffer register (addresses 3B<sub>16</sub>, 3A<sub>16</sub>)

Timer A4 two-phase pulse signal processing select bit (bit 7 at address 44<sub>16</sub>)

Timer A3 two-phase pulse signal processing select bit (bit 6 at address 44<sub>16</sub>)

Timer A2 two-phase pulse signal processing select bit (bit 5 at address 44<sub>16</sub>)

### Appendix 9. Q & A


Clock

Q

Is there any precaution when  $f(X_{IN}) > 25 \text{ MHz}$ ?

# A

Set the processor mode register 1 (address 5F<sub>16</sub>) to the following.



The microcomputer becomes the following state by the setting above.

- f<sub>4</sub>, f<sub>32</sub>, f<sub>128</sub>, or f<sub>1024</sub> can be selected for the operating clock of internal peripheral devices such as timer.
- SFR and internal ROM area are accessed at  $3\phi$  bus cycle. Internal RAM area is accessed at  $2\phi$  bus cycle.
- $3\phi$ ,  $4\phi$ , or  $5\phi$  can be selected for the bus cycle when accessing an external device.  $2\phi$  cannot be selected for the bus cycle.

Clock


Q

Is there any precaution when  $f(X_{IN}) \le 25 \text{ MHz}$ ?

# A

When setting the CPU running speed select bit (bit 3 at address 5F<sub>16</sub>) to "1," SFR and internal ROM access become faster than this bit is "0." Accordingly, we recommend to set this bit to "1."

However, do not set bits 5 to 3 at address  $5F_{16}$  to "0012." When setting bit 3 at address  $5F_{16}$  to "1," set bit 5, bit 4, or both bits 5 and 4 to "1" at the same time because bits 5 and 4 at address  $5F_{16}$  become "002" at reset.



### Appendix 9. Q & A

Substitute for 7700 Series/7750 Series



Are there precautions when the 7751 Series substitutes for the 7700 Series or the 7750 Series?

# A

The common precautions are described below. Refer to the relevant chapter for details.

- •Fix the processor status register (PS) bits 15 to 11 to "0." Do not set these bits to "1."
- •There are the structure differences in the processor mode register 0 (address 5E<sub>16</sub>) and the processor mode register 1 (address 5F<sub>16</sub>).
- •The A-D conversion interrupt request bit (bit 3 at address 70<sub>16</sub>) is undefined at reset. Set this bit to "0" by software before use.
- •Clear the receive enable bit (bit 2 at addresses 35<sub>16</sub>, 3D<sub>16</sub>) to "0" when clearing the overrun error flag (bit 4 at addresses 35<sub>16</sub>, 3D<sub>16</sub>) to "0."
- This is only method that the overrun error flag is cleared to "0"
- •There are instructions of which number of the instruction cycle is decreased. Accordingly, it is possible that the instruction execution timing become faster.
- •Part of the electrical characteristics, Ready function, Hold function, and the bus timing are different.

Watchdog timer

Q

When detecting the software runaway by the watchdog timer, if not software reset but setting the same value as the contents of the reset bector address to the watchdog timer interrupt bector address is processed, how does it result in?

When branching to the reset branch address within the watchdog timer interrupt routine, how does it result in?



The CPU registers and the SFR are not initialized in the above-mentioned way. Accordingly, the user must perform the initial setting for these all by software.

The processor interrupt priority level (IPL) retains "7" of the watchdog timer interrupt priority level, and that is not initialized. Consequently, all interrupt requests are not accepted. When rewriting the IPL by software, save once the 16-bit immediate value to the stack area and next restore that 16-bit immediate value to all bits of the processor status register (PS).

We recommend software reset in order to initialize the microcomputer for software runaway.

## **MEMORANDUM**





# **GLOSSARY**

This section briefly explains the terms used in this user's manual. The terms defined here apply to this manual only.

Term	Meaning	Relevant term
Access	Means performing read, write, or read and write.	
Access space	An accessible memory space of up to 16 Mbytes.	Access
Access characteristics	Means whether accessible or not.	Access
Baud rate	Means a transfer rate of Serial I/O.	
Branch	Means moving the program's execution point (= address) to another location.	
Bus control signal	A generic name for ALE, E, BHE, R/W, RDY, HOLD, HLDA and	
	BYTE signals.	
Count source	A signal that is counted by Timers A and B, the UARTi baud rate	
	register (BRGi) and Watchdog timer. That is f2/f4, f16/f32, f64/f128,	
	f <sub>512</sub> /f <sub>1024</sub> selected by the count source select bits and others.	
Down-count	Means decreasing by 1 and counting.	Up-count
External area	An accessible area for external devices connected in the memory	Internal area
	expansion or microprocessor mode. It is up to 16-Mbyte external	
	area.	
External bus	A generic name for the external address bus and the data bus.	
External device	Devices connected externally to the microcomputer. A generic	
External device	name for a memory, an I/O device and a peripheral IC.	
Internal area	An accessible internal area. A generic name for areas of the	External area
internal area	internal RAM, internal ROM and the SFR.	External area
Interrupt routine	A routine that is automatically executed when an interrupt request	
interrupt routine	is accepted. Set the start address of this routine into the interrupt	
	vector address.	
LSB first	Means a transfer data format of Serial I/O; LSB is transferred	MSR first
LOD MOL	first.	WOD mot
MSB first	Means a transfer data format of Serial I/O; MSB is transferred	I SR firet
MOD MOC	first.	LOD Mot
Overflow	A state where the up-count resultant is greater than the counter	Under flow
Overnow	resolution.	Up-count
Read-modify-write	An instruction that reads the memory contents, modifies them	Op count
instruction	and writes back to the same address. Relevant instructions are	
matidotton	the ASL, ASR, CLB, DEC, INC, LSR, ROL, ROR, SEB instructions.	
Signal required for access		Bus control
to external device	Trigonomo namo for bao control, adarece bao, ana data bao cignate.	signal
Stop mode	A state where the oscillation circuit halts and the program execution	
Stop mode	is stopped. By executing the <b>STP</b> instruction, the microcomputer	wait illoue
	enters Stop mode.	
IIADT	Clock asynchronous serial I/O. When used to designate the name	Clock
UART	of a functional block, this term also means the serial I/O which	
	can be switched to the cock synchronous serial I/O.	.,
Linday fla	A state where the down-count resultant is greater than the counter	serial I/O.
Under flow	resolution.	Overflow
	<u> </u>	Down-count

Term	Meaning	Relevant term
Up-count	Means increasing by 1 and counting.	Down-count
Wait mode	A state where the oscillation circuit is operating, however, the program execution is stopped. By executing the <b>WIT</b> instruction, the microcomputer enters Wait mode.	Stop mode



**MEMORANDUM** 





#### MITSUBISHI SEMICONDUCTORS USER'S MANUAL 7751 Group

Jul. First Edition 1997

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1997 MITSUBISHI ELECTRIC CORPORATION